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Abstract 
Indium phosphide high electron mobility transistors (InP HEMTs), are today the best 
transistors for cryogenic low noise amplifiers at microwave frequencies. Record noise 
temperatures below 2 K using InP HEMT equipped cryogenic low noise amplifiers 
(LNAs) were demonstrated already a decade ago. Since then, reported progress in further 
reducing noise has been slow. 
This thesis presents new technology optimization, modeling, measurements and circuit 
implementation for the cryogenic InP HEMT. The findings have been used to 
demonstrate a new record minimum noise temperature of 1 K at 6 GHz. The thesis 
considers aspects all the way from material, process and device design, to hybrid and 
monolithic microwave integrated circuit (MMIC) LNAs. 
The epitaxial structure has been developed for lower access resistance and improved 
transport characteristics. By investigating device passivation, metallization, gate recess 
etch, and circuit integration, low-noise InP HEMT performance was optimized for 
cryogenic operation. 
When integrating the InP HEMT in a 4-8 GHz 3-stage hybrid LNA, a noise 
temperature of 1.2 K was measured at 5.2 GHz and 10 K operating temperature. The 
extracted minimum noise temperature of the InP HEMT was 1 K at 6 GHz. 
The low-frequency 1/f noise in the 1 Hz to 1 GHz range and gain fluctuations in the 
1Hz to 100 kHz range have been measured for six different types of HEMTs, and 
compared to two different SiGe heterojunction bipolar transistors (HBTs). The results 
showed that radiometer chop rates in the kHz range are needed for millimeter wave 
radiometers with 10 GHz bandwidth. 
A comparative study of GaAs metamorphic HEMTs (mHEMTs) and InP HEMTs has 
been performed. When integrated in a 4-8 GHz 3-stage LNA, the InP HEMT LNA 
exhibited 1.6 K noise temperature whereas the GaAs mHEMT LNA showed 5 K. The 
observed superior cryogenic noise performance of the InP HEMT compared to the GaAs 
MHEMT was related to a difference in quality of pinch-off as observed in I-V 
characteristics at 300 K and 10 K.  
To demonstrate the low noise performance of the InP HEMT technology, a 0.5-13 GHz 
and a 24-40 GHz cryogenic monolithic microwave integrated circuit (MMIC) LNA was 
fabricated. Both designs showed state-of-the-art low noise performance, promising for 
future radio astronomy receivers such as the square kilometer array. 
Keywords: ALD, cryogenic, DC power dissipation, GaAs MHEMT, gain fluctuations, 
InP HEMT, LNA, low noise, MMIC 
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Notations and abbreviations 
Notations 
BRF Pre-detection bandwidth 
Cgs  Gate-source capacitance 
Cgd  Gate-drain capacitance 
Cds  Drain-source capacitance 
Cpg  Gate pad capacitance 
Cpd  Drain pad capacitance 
εr  Relative permittivity 
f  Frequency 
fmax Maximum oscillation frequency 
fT  Cut-off frequency 
gm  Transconductance 
Gds  Output conductance 
G  Gain 
Id  Drain current 
Ids  Drain-source current 
IDD  Drain current to LNA 
Ig  Gate current 
Lg  Gate inductance 
Ld  Drain inductance 
Ls  Source inductance 
µ  Mobility 
ns  Sheet carrier concentration 
q  Elementary Charge 
Rc  Contact resistance 
Rd  Drain resistance 
Rg  Gate resistance 
Ri  Intrinsic gate-source resistance 
Rj  Intrinsic gate-drain resistance 
Rs  Source resistance 
Rsh  Sheet resistance 
Ron  on-resistance 
Te  Noise temperature 
Te,min Minimum measured noise temperature 
Te,avg Average noise temperature 
Td  Equivalent drain resistance temperature 
Tg  Equivalent gate resistance temperature 
Tmin Minimum noise temperature 
Tsys  System noise temperature 
Vd  Drain voltage 
Vds  Drain-source voltage 
VDD Drain voltage applied to LNA 
Vg  Gate voltage 
Vgs  Gate-source voltage 
Vi  Input noise voltage 
VIN  Input voltage 
VOUT Output voltage 
VT  Threshold voltage 
W  Transistor width 
 
Abbreviations 
2-DEG  Two Dimensional Electron Gas 
ALD  Atomic Layer Deposition 
DSN  Deep Space Network 
GaAs  Gallium Arsenide 
HBT  Heterojunction Bipolar Transistor 
HEMT  High Electron Mobility Transistor 
InP   Indium Phosphide 
LNA  Low Noise Amplifier 
MBE  Molecular Beam Epitaxy 
MC  Monte Carlo 
MESFET Metal-Semiconductor Field Effect Transistor 
MIM  Metal-insulator-metal 
MMIC  Monolithic Microwave Integrated Circuit 
NGAS  Northrop Grumman Aerospace Systems 
NF   Noise Figure 
mHEMT  Metamorphic High Electron Mobility Transistor 
PECVD  Plasma Enhanced Chemical Vapor Deposition 
SiGe  Silicon Germanium 
SKA  Square Kilometer Array 
TFR  Thin Film Resistor 
TMA  Trimethylaluminium 
VLBI  Very Long Baseline Interferometry 
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Chapter 1.  
Introduction 
Human knowledge is expanding in all directions. Astronomers look deeper into space, 
and physicists discover new quantum particles. As evidence for these findings often 
consists of ultra-weak electromagnetic signals, the demand for lower noise reception is 
substantial. To accommodate this advancement, today’s ultra-low noise technology needs 
to be pushed further. 
By cryogenically cooling the low noise amplifier (LNA) to around 10 K, thermal noise 
is strongly reduced. Today, the indium phosphide high electron mobility transistor (InP 
HEMT) is the established technology for cryogenic ultra-low noise microwave 
amplification [1]. Record average noise temperature of 1.8 K in a 4-8 GHz LNA was 
demonstrated already ten years ago [2]. Since then, reported progress in further reducing 
noise temperature has been absent. 
One reason is a shifted research focus toward higher frequencies, with an attempt to 
overlap the THz gap. Ultra-scaled HEMTs today have gate lengths of 35 nm and below. 
These HEMTs enable very high frequency of operation, with fT and fmax approaching 
1 THz, but suffer from elevated gate leakage currents, reduced quality of pinch-off, and 
an increased cryogenic noise temperature at microwave frequencies as a result. 
A second reason is that cryogenic LNAs normally are designed with InP HEMTs 
intended for room temperature operation. Excellent noise performance at room 
temperature does however not necessarily imply good noise performance at cryogenic 
temperature [3]. To push the ultra-low noise technology even further, the InP HEMT 
needs to be directly optimized for cryogenic operation at the intended frequency band. 
In this thesis, new state-of-the-art cryogenic ultra-low noise InP HEMT is reported. By 
using an optimized epitaxial design and HEMT process, state-of-the-art device perfor-
mance has been achieved for cryogenic amplification up to around 40 GHz. 
A number of alternative technologies for LNAs have been reported in the literature. 
The less expensive metamorphic InGaAs/InAlAs/GaAs HEMT has proven competitive 
with the InP HEMT with respect to cut-off frequency fT and noise figure (NF) at room 
temperature. However, at cryogenic temperature operation, the noise is still considerably 
higher than the InP HEMT [4]. The more narrow bandgap InAs/AlSb HEMT, with 
potentially very good low noise properties at extremely low power dissipation, still 
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suffers from high gate current, high output conductance and impact ionization degrading 
the noise performance [5]. Also the SiGe heterojunction bipolar transistor (HBT) has 
been investigated for cryogenic low noise operation. It is suitable for applications 
requiring extremely stable transconductance gm, but tolerating higher noise temperature 
than the InP HEMT technology [6]. An example is the wideband radiometer which 
becomes gain stability limited by its chopping rate. 
In Chapter 2, a description of the low-noise optimized InP HEMT technology is given. 
The gate recess, a novel passivation method utilizing atomic layer deposition (ALD), and 
access resistance considerations are discussed, and concluded with an example of a state-
of-the-art noise result. In Chapter 3, the InP HEMT technology is analyzed with respect 
to DC, RF, low-frequency and microwave frequency noise. The characterization is based 
on both electrical measurements and Monte Carlo (MC) simulations. In Chapter 4, the 
InP HEMT technology is compared with the similar GaAs mHEMT technology. Finally 
in chapter 5, the cryogenic ultra-low noise InP HEMT technology developed in this work 
is demonstrated in a full MMIC LNA process. 
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Chapter 2.  
InP HEMT Technology 
The noise performance of the cryogenic LNA is intimately coupled to the transistor in 
use. A key quest for this thesis is therefore to evaluate how the transistor technology can 
be improved. The InP HEMT technology is today a technology for high-performance 
transceivers up to several hundreds of GHz. The unique low noise properties are a result 
of the high gain and transconductance, in combination with the lateral topology reducing 
electron scattering (opposite to the HBT vertical topology forcing current through 
interfaces). However, the properties are not necessarily optimized for cryogenic low-
noise applications. 
In this Chapter, a state-of-the-art cryogenic low noise InP HEMT technology is 
presented. Four aspects in the InP HEMT have been subject to study: epitaxial design, 
gate recess formation, device passivation and access resistances. Their impacts on device 
performance are temperature dependent, which makes them key components in the 
optimization of cryogenic InP HEMTs.  
The InP HEMTs were formed by mesa etching, ohmic contact formation, gate 
patterning using electron-beam lithography, followed by contact pad formation, device 
passivation, and air bridge formation. For more details on the device fabrication, see 
paper [B]. 
In the end of the chapter, a record noise result obtained by this InP HEMT technology 
is demonstrated. 
2.1 Epitaxial design 
The purpose of the InP HEMT structure is to increase mobility without loss of sheet 
carrier concentration by separating the free electrons from their donor impurities. At 
cryogenic conditions, where the electron mean free path is less limited by thermal 
scattering, impurity locations and geometric boundaries become even more important 
design properties. 
The epitaxial layers, grown from bottom to top on InP substrate, are buffer, channel, 
spacer (part of barrier), delta doping, barrier and cap. The purpose of the buffer is to 
overgrow dislocations and defects of the rough InP wafer and enable a crystalline base 
4   Chapter 2. InP HEMT Technology 
 
for the following epitaxial layers. The indium content of the channel should be 
maximized without introducing too much strain with risk for reduced mobility or even 
lattice dislocations. The spacer layer thickness must be carefully optimized to completely 
separate the delta doping from the 2-dimensional electron gas (2-DEG) without loss of 
sheet carrier concentration and formation of a parasitic channel. The thickness and 
composition of the barrier layer highly determines the gate Schottky diode, device 
transconductance, threshold voltage and access resistance between channel and cap layer. 
The cap layer should be designed with high doping concentration for lowest possible 
access resistance. 
In general the channel is scaled toward higher indium content, and consequently 
reduced thickness when aiming for high frequency performance. In the same way a 
reduction of the barrier thickness improves transconductance, but increases capacitance, 
limits the breakdown voltage and most importantly increases the gate leakage current. 
The cap layer is limited in thickness due to gate formation difficulties. 
The HEMT epitaxial structure used in this thesis were grown on 2” to 4” InP wafers by 
molecular beam epitaxy (MBE). The epitaxial structures used are shown in TABLE 2.1. 
Hall measurements were performed at temperatures between 4 K and 300 K as 
described in paper [D]. As the majority of the electrons were situated in the highly doped 
cap layer, this had to be removed to separately measure the channel. The cap removal 
was done using the succinic acid solution used for the gate recess in section 2.2. The 
temperature dependence of the electron mobility µ and sheet carrier concentration ns are 
plotted in Fig. 2.1 and Fig. 2.2. 
At room temperature, µ was measured to 6000 cm
2
/Vs with cap, and 12000 cm
2
/Vs 
with cap etched away. When cooled to 10 K, µ improved to 58000 cm
2
/Vs with cap, and 
66000 without cap. The sheet carrier concentration ns, with cap, dropped from 
19x10
12
 cm
-2
 at 300 K to 6.4x10
12
 cm
-2
 at 10 K. With cap etched away, ns was 
1.4x10
12
 cm
-2
, independent of temperature.  
A STEM image of the cross section of the gate region, with marked epitaxial layers, is 
shown in Fig. 2.3. The micrograph confirms the thicknesses of the designed layers of the 
InP heterostructure in TABLE 2.1, and shows no sign of material imperfections. Another 
InP HEMT cross section, developed by Northrop Grumman Aerospace Systems (NGAS) 
for high frequency operation at room temperature, is shown in Fig. 2.4 [7]. Compared to 
the epitaxial structure in this thesis, the structure is observably similar, but the layer 
thicknesses are much larger. 
TABLE 2.1 EPITAXIAL STRUCTURE OF INVESTIGATED INP HEMTS 
 Material Doping Thickness 
Cap In0.53Ga0.47As Si: 5×10
19
 cm
-3
 10-20 nm 
Barrier In0.52Al0.48As  8-11  nm 
δ-doping  Si: 5×1012 cm-2  
Spacer In0.52Al0.48As  3  nm 
Channel In0.65Ga0.35As  15  nm 
Buffer In0.52Al0.48As  250-500  nm 
Substrate InP  75-100 µm 
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2.2 Gate recess design 
The gate recess is by far the most critical step in the InP HEMT process. The main 
purpose of the recess is to remove the highly doped cap layer before forming the gate. 
With cap residues left under the gate, the Schottky contact between gate metal and barrier 
is deteriorated. As a result, gate leakage current levels are increased and gate control is 
deteriorated. 
 
Fig. 2.1.  Temperature dependence of electron mobility extracted from Hall measurements of InP 
HEMT epitaxial structure. The measurement was done both with 20 nm cap layer and with cap 
etched away using the succinic gate recess solution used in section 2.2. Courtesy of Dr. Helena 
Rodilla. 
 
Fig. 2.2.  Temperature dependence of sheet carrier concentration extracted from Hall 
measurements of InP HEMT epitaxial structure. The measurement was done both with 20 nm cap 
layer and with cap etched away using the succinic gate recess solution used in section 2.2. 
Courtesy of Dr. Helena Rodilla. 
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Fig. 2.3.  Cross sectional STEM image of the gate region of the 130 nm InP HEMT developed in 
this thesis. 
 
Fig. 2.4.  Cross sectional STEM image of the gate region of a 100 nm InP HEMT from Northrop 
Grumman Aerospace Systems. Compared to Fig. 2.3, the gate recess is more belly shaped due to a 
different gate recess method. Courtesy of Dr. Richard Lai. [7] 
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However, even with the entire cap removed, both depth and width of the gate recess 
influence device characteristics. To avoid unnecessary parasitic capacitance, source, 
drain and gate potentials need to be separated with a wide enough gate recess. On the 
other hand, a wide gate recess increases the parasitic access resistance from the contacts 
to the intrinsic channel. Also the breakdown voltage is affected by the gate recess width 
as the electric field between the three nodes is increased with decreasing distance. 
Another factor limiting the gate recess width, and etch method, is the formation of 
imperfections and electrical traps deteriorating device performance. By minimizing the 
recess width, the area with traps is minimized. But to fully suppress their impact, 
optimized device passivation needs to be performed. 
The depth of the recess strongly influences the threshold voltage and the gate leakage 
current. The closer the gate Schottky barrier is situated to the channel, the more carriers 
are depleted from the channel, resulting in an increased threshold voltage. Similarly, with 
a shorter gate to channel distance, the gate Schottky threshold is reduced, meaning a less 
positive gate potential is needed for a positive gate current. Ultimately, for a useful 
transistor behavior, the threshold voltage needs to be lower than the gate Schottky 
threshold voltage; hence giving a limit to the gate recess depth. 
In InP HEMT MMIC production, based on carefully extracted transistor models from 
previous production batches, the gate recess needs to be precisely controlled from wafer 
run to wafer run. This is done by carefully controlling the etch solution composition, 
temperature and etch time. If this cannot be done precisely enough, a highly selective 
etch solution can be used. The selectivity, defined as the ratio between etch speed in the 
cap and barrier materials, is determined by the relative concentrations of acid and 
oxidizer in the etch solution. A highly selective etch solution will remove the cap 
quickly, but slow down when reaching the barrier layer, making etch time less critical. 
Using a thin InP etch stop layer between the cap and barrier layers can increase the 
selectivity even further (not done in this work). 
For the gate recesses process in this work, a highly selective succinic acid solution was 
used. The shape of the gate recess can be seen in Fig. 2.3. In Fig. 2.4, showing the NGAS 
InP HEMT cross section, a non-selective recess etch is used. Compared to the gate recess 
of the InP HEMTs in this work, which is wide and flat, the recess is much narrower and 
has a belly shape. 
2.3 Device passivation 
The surface created by the gate recess is a crystal boundary, with all its defects, located in 
direct connection with the intrinsic transistor. Passivation of these surface-related defects 
is of largest importance for the final electric device performance. 
The standard passivation method for InP HEMTs is to deposit Si3N4 by plasma 
enhanced chemical vapor deposition (PECVD) [8, 9]. In this thesis, also a new 
passivation method for InP HEMTs has been tested. The method, atomic layer deposition 
(ALD) depositing Al2O3 is a previously untested passivation method for InP HEMTs. 
The benefit with ALD compared to PECVD is the inherent thickness control and 
uniformity [10]. Improved device performance has been reported for ALD Al2O3 
passivation of AlGaN/GaN HEMTs and GaAs MESFETs [11, 12]. 
To compare the two methods, pieces from the same test wafer were either passivated 
with the standard Si3N4 PECVD deposited at 300ºC or Al2O3 ALD at 250ºC with 
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trimethylaluminium (TMA) as Al precursor and H2O as oxygen precursor. Details about 
the study are given in paper [A]. 
Fig. 2.5 shows cross sectional STEM images of two InP HEMTs passivated with either 
the PECVD or ALD method. As seen in Fig. 2.5a, the thickness of the PECVD deposited 
Si3N4 layer was around 80 nm. The ALD passivation was performed in 300 cycles during 
one hour resulting in a total Al2O3 thickness of 33 nm. As seen in Fig. 2.5, the ALD 
passivation layer was fully uniform, whereas the PECVD passivation layer thickness was 
reduced at the most important area under the gate hat. 
DC measurements were performed both before and after the device passivation. Small-
signal microwave measurements were performed after device passivation. I-V device 
characteristics before and after passivation are shown in Fig. 2.6. The unpassivated InP 
HEMT typically exhibited a maximum drain current density of 340 mA/mm. The 
maximum extrinsic transconductance before passivation was 0.6 S/mm at Vds = 1 V. The 
 
Fig. 2.5:  TEM image of the gate region of a) Si3N4 PECVD and b) Al2O3 ALD passivated InP 
HEMT. The thickness of the passivation is marked. 
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gate current was around 1 µA/mm with a dip to 4 µA/mm under impact ionization, which 
appeared for Vds above 0.8 V. All unpassivated devices showed the same kink 
phenomena in accordance with [13]. For this low bias region, this is considered to be a 
consequence of surface traps in the sensitive recess area adjacent to the gate, and not 
impact ionization.  
Irrespective of passivation method, an increase in maximum drain current density with 
about 20% was observed; see Fig. 2.6. The change in gate current was negligible for both 
passivation methods. A significant difference between PECVD and ALD passivated 
HEMTs was observed in the reduction of the kink in the I-V characteristics; As seen in 
Fig. 2.6, the kink was fully suppressed for the ALD passivated devices whereas only a 
minor improvement could be seen for the PECVD devices indicating that the ALD is 
superior to PECVD in passivation of surface traps in the InP HEMTs. One explanation 
for the superior ALD passivation is the dramatic reduction of Ga
3+
 and As
3+
 oxidation 
states after the first TMA half cycle of ALD as previously reported in Ref. [14] for 
In0.2Ga0.8As. Similar mechanisms may also be valid for the passivation of the In0.4Al0.6As 
barrier for the InP HEMTs in this study. 
A reduction of the output conductance was evident after both passivation methods. An 
increase in maximum extrinsic transconductance of about 30% was observed regardless 
of passivation method. 
No obvious difference in Cgd (160 fF/mm) and Cgs (800 fF/mm) between ALD and 
PECVD passivated HEMTs was seen. This is explained by the higher relative 
permittivity of the thin ALD Al2O3 (εr = 9.8) passivation compared to the thicker PECVD 
Si3N4 (εr = 7), resulting in similar effective permittivity. A further reduction of the ALD 
Al2O3 thickness is expected to reduce the parasitic capacitances and enhance the device 
RF performance. 
2.4 Parasitic access resistances 
Access resistances are key parameters in the optimization of low noise HEMTs [3]. One 
reason for superior performance at cryogenic temperatures is the reduction of parasitic 
resistances with temperature. As the electron-phonon scattering decreases with 
temperature, both semiconductor and metal sheet resistances decreases. However, as the 
  
Fig. 2.6:  I-V characteristics of 2x50 µm InP HEMTs before and after passivation with (a) 
PECVD Si3N4 and (b) ALD Al2O3. Gate voltage was swept in steps of 0.1 V from -0.4 V (lower 
curve) to 0.6 V (upper curve). 
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ohmic contact resistance Rc increases with reduced temperature, the total access 
resistance might not improve at all. 
To optimize Rc and the epitaxial sheet resistances Rsh for the InP HEMTs the thickness 
and Si doping of the cap layer was increased from 10 nm and 1x10
19
 cm
-3
 to 20 nm and 
5x10
19
 cm
-3
, respectively. With a metal stack consisting of Ni/Ge/Au and an annealing 
temperature of 280 °C, Rc of 0.03 Ω·mm at 300 K was obtained. But most importantly as 
seen in Fig. 2.7, when cooled down to 4 K, Rc only increased incrementally to 
0.04 Ω·mm. 
The gate resistance Rg, optimized using a 130 nm T-gate technology, decreased from 
320 Ω/mm at 300 K to 120 Ω/mm at 4 K. Also Rsh was improved from 60 Ω/□ at 300 K 
to 20 Ω/□ at 4 K. Notable is that Rsh and Rg decrease linearly between 300 K and 50 K, 
where they start to saturate. This means that at temperatures below 50 K the main 
limitation for the carrier mobility is not phonon scattering, but rather boundary scattering 
as the mean free path of the electrons becomes comparable to the geometrically small 
gate and epitaxial dimensions. 
It is observed that Rc and Rsh obtained in this work are 40-60 % and 50-70%, 
respectively, better than an optimized 100 nm gate length GaAs MHEMT technology 
with a very similar temperature dependence [4]. Rg is observed to be similar to [4]. 
The resulting source and drain resistance Rs and Rd, used in small signal modeling, was 
0.13 Ω·mm and 0.14 Ω·mm at 6 K, and 0.24 Ω·mm and 0.26 Ω·mm at 300 K, 
respectively. 
2.5 State-of-the-art ultra-low noise InP HEMTs 
Utilizing the reported above, a new state-of-the-art 130 nm gate length ultra-low noise 
InP HEMT could be demonstrated, see paper [B]. Key changes were the increase of cap 
thickness and doping, improved gate recess using highly selective succinic acid and 
optimized ohmic contacts with small temperature dependence. Since no systematic study 
on the InP HEMT temperature dependence for different device passivations was carried 
out, the standard PECVD Si3N4 passivation was eventually chosen for the optimized 
ultra-low noise InP HEMT 
 
Fig. 2.7:  Temperature dependence of Rg, Rsh and Rc. 
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The noise temperature and gain as a function of frequency at 10 K of a 4-8 GHz LNA 
equipped with these 130 nm InP HEMTs is shown by the solid black curve in Fig. 2.8. 
[2]. A lowest noise temperature Te,min of 1.2 K was measured at 5.2 GHz. Across the 
4-8 GHz band, the average noise temperature Te,avg was 1.6 K. Moreover, the average 
gain of the amplifier was 44 dB, with input and output return loss better than 15 dB, in 
the entire band. The total power consumption of the LNA at the optimum low noise bias 
was only 4.2 mW. The extracted Tmin at 10 K, shown in Fig. 2.9, was 1 K at 6 GHz. 
When the LNA was biased for ultra-low power consumption of 0.33 mW (VDD = 0.1 V, 
IDD = 3.3 mA), the in-band noise temperature and gain still exhibited numbers of 
2.5-4.3 K and 27-34 dB, respectively. At room temperature, the measured LNA noise 
temperature was typically 25-30 K with a gain of 44 dB at a power consumption of 
56 mW (VDD = 1.25 V, IDD = 45 mA). 
In TABLE 2.2, the results are compared to previously published state-of-the art LNAs 
operating in the same frequency band at 10-15 K ambient temperature. When equipped 
with the InP HEMTs from this work, the 4-8 GHz LNA exhibited a significantly lower 
Te,min and Te,avg than  previously published results. The difference in gain per mW dissi-
pated power was even larger, and almost a factor of two higher than the second best 
result [15]. 
As the measured noise temperature of cryogenic LNAs is extremely low, measurement 
uncertainties make indirect comparisons between different labs difficult. To validate the 
state-of-the-art result, 100 nm gate length InP HEMTs with 4x50 µm device size used in 
[2] (Cryo3 devices) were benchmarked against the InP HEMTs in this thesis using the 
same 4-8 GHz LNA and identical measurement procedure. The comparison, measured at 
the optimum low noise bias point of each HEMTs at 10 K, is shown in Fig. 2.8. The 
average noise temperature with the Cryo3 InP HEMTs was 2.2 K with an average gain of 
39 dB. Hence 0.6±0.1 K better LNA noise performance was obtained when equipped 
with InP HEMTs from this thesis compared to the Cryo3 InP HEMTs used in [2]. 
The superior low noise performance of the InP HEMT is believed to be a result of the 
optimized epitaxial structure and gate recess resulting in high transconductance and fT at 
low drain current. Also the low access resistances were a prerequisite for this low noise 
temperature. Finally the low gate current enabled the InP HEMTs to perform well at very 
 
Fig. 2.8:  Comparison of gain and noise temperature between 4x50 um InP HEMTs in this study 
(black curves) and previous state-of-the-art Cryo3 InP HEMTs [2] (red curves) measured at 
ambient temperature of 10 K in the same LNA in the same measurement system. The amplifier 
was in both cases biased at optimum low noise bias. Bias for the InP HEMTs in this thesis work 
was Vd=0.45V and Id=9.3mA. Bias with Cryo3 InP HEMTs was Vd=0.6V and Id=10mA. 
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low frequencies where shot noise from the gate Schottky barrier normally limits 
performance. In Fig. 2.9 the importance of low gate current is emphasized by showing 
two modeled InP HEMTs either with zero gate current or with a representative gate 
current of 0.5 µA/mm. 
2.6 Conclusions 
Ultra-low-noise InP HEMTs with 130 nm gate length have been designed and fabricated 
for cryogenic temperature operation. The epitaxial structure has been developed for high 
mobility and sheet carrier concentration, in combination with minimized access 
resistances. The gate recess has been optimized for high gate control, low gate leakage 
current and process repeatability. Compared to the InP HEMT produced by NGAS, the 
gate recess in this thesis work was flat and wide due to the selective etch method. 
Different passivation methods were tested. The ALD method better removed trap 
related I-V-kinks than the PECVD passivation. With respect to RF, no significant 
difference was found. 
Based on noise measurements of a 4-8 GHz 3-stage hybrid IF LNA, extracted Tmin of 
an InP HEMT fabricated in this thesis work was 1 K at 6 GHz. 
TABLE 2.2 
DATA FOR STATE OF THE ART 4X50 µM INP HEMT LNAS AT 10-15 K 
Ref. Freq. 
(GHz) 
Te,min (K) Te,avg (K) Gain/stage (dB) Gain/power 
(dB/mW) 
This work 4-8 1.2 1.6 14.7 10.5 
[2] 4-8 1.4 1.8 13.5 2.5 
[15] 4-8 3.1 3.5 13.5 6.8 
[16] 4-12 3.3 4.5 11.3 - 
[17] 4-12 2.7 3.5 13.7 1.7 
 
 
Fig. 2.9:  Extracted Tmin of a 4x50 µm InP HEMT exhibiting 20 nA/mm gate current at 10 K (blue 
solid) compared with the same device without gate current (black long dash) and with 0.5 µA/mm 
gate current (red short dash). The InP HEMT was biased at Vds = 0.35 V and Id = 3.1 mA. Inset 
shows a comparison between simulated (red dashed) and measured (black solid) noise 
temperature and gain of the 3-stage LNA using an extracted transistor model. 
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Chapter 3.  
InP HEMT Characterization 
To characterize InP HEMTs with respect to low noise under cryogenic conditions around 
10 K is a complex task. There are several noise sources in the InP HEMT which exhibit 
both bias and temperature dependence. 
This Chapter starts with a brief background to the noise sources in an InP HEMT. A 
differentiation between low-frequency and microwave noise characterization is done. 
After this, the Monte Carlo (MC) simulation method is shortly described. The MC simu-
lations, based on experimental results, are used to explain the mechanisms behind the 
intrinsic transistor behavior. Following, the DC and microwave characteristics, and how 
they are related to noise performance are discussed. Finally, the chapter is ended with 
noise results and discussions both related to low-frequency and microwave noise proper-
ties. 
3.1 Noise sources in the InP HEMT 
The most important physical noise sources in semiconductor devices are thermal noise, 
generation-recombination noise, shot noise, hot-electron noise and low-frequency (1/f) 
noise [18]. Depending on application and operation, each and every one of these noise 
sources can be anything from negligible to the solely dominant source. For InP HEMTs, 
at high frequencies >20 GHz, the hot-electron noise and thermal noise from the heavily 
scaled transistor geometries are the dominant sources. At intermediate frequencies be-
tween 1 and 20 GHz, also shot noise from the gate Schottky diode can become a strong 
noise source if gate leakage current is present. At even lower frequencies, below 1 GHz, 
the low-frequency 1/f noise becomes dominant. Moreover, at room temperature, the 
thermal noise contribution is strong for all frequencies above the 1/f noise limit, while its 
contribution at cryo temperatures is strongly reduced. In this thesis, a distinction between 
the low-frequency 1/f noise and microwave frequency noise characterization is made. 
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3.1.1 Microwave noise 
To predict the microwave noise behavior of InP HEMTs in relation to frequency, bias 
and ambient temperature, noise models based on small signal parameters are widely used 
[3, 19, 20]. In Fig. 3.1 the small signal model used for the InP HEMTs in this work is 
shown. For this model, omitting the gate current, an expression for the minimum noise 
temperature Tmin was suggested by Pospieszalski [20]. If all resistive elements in the 
small signal model are equipped with temperatures and all noise sources are treated as 
thermal noise sources, an expression for the minimum noise temperature is obtained: 
 
 
      
 
  
√          (1) 
 
Rt = Rs + Rg + Ri, Gds is the output conductance and Tg and Td are the gate and drain re-
sistance temperatures respectively. Tg is usually set to ambient temperature while the Td 
should be considered as a nonphysical fitting parameter accounting for the bias depend-
ent hot electron noise contribution. In opposite to previous models, this model takes the 
drain current dependent hot-electron noise into consideration 
In [3] only fT and   , among the parameters in (1), are considered to be strong func-
tions of transistor bias. Hence, the optimal bias for low noise operation is obtained by 
minimizing the value of 
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as Td to a first approximation is proportional to Id and fT is proportional to the transcon-
ductance gm. 
To account for the shot noise generated by the gate leakage in an InP HEMT a noise 
current source can be added to the small signal model in Fig. 3.1. At low leakage currents 
the shot noise can be treated as ideal Schottky noise and its contribution be estimated as  
 
 
Fig. 3.1:  Equivalent circuit of InP HEMT. 
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where q is the elementary charge and Ig is the measured gate leakage current. 
3.1.2 Low-frequency noise and gain fluctuations 
The low-frequency noise (also called 1/f noise, flicker noise or additive noise) has a 
power spectrum which varies inversely with frequency. The source of the noise is 
attributed to electrons trapped and released by lattice defects, impurities, and surface 
states [21, 22]. 
The gain fluctuation noise, also termed as multiplicative noise, is less well known but is 
an important factor for radiometer sensitivity and phase noise of oscillators [23]. It is the 
random fluctuation of the gain of a transistor and is small, of the order of 10
-4
 to 10
-6
 
normalized to the average gain. It has a 1/f spectrum similar to that of the low frequency 
noise. 
Since the transistor gain is a function of bias point, and the low-frequency noise affects 
the bias point, there is a coupling between 1/f noise and gain fluctuations. This coupling 
depends upon the type of bias circuit, i.e. in the case of FET transistors, constant gate 
voltage bias or constant drain current bias. 
To understand the low frequency noise and gain fluctuations, the output voltage of a 
noisy amplifier can be written as, 
 
        (      ) (4) 
 
where      is the rms output voltage, G is the voltage gain of the amplifier, VIN is an 
applied rms input voltage from a source, and    is the input noise voltage of the amplifier. 
The gain fluctuation, ΔG, is exposed by applying        and normalizing to a 
measured      to give, 
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The input noise voltage,   , is determined by setting the applied source voltage to zero 
and measuring the rms output voltage to give 
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This input noise voltage includes the thermal noise of the source, which needs to be 
subtracted from the measurement. 
Radiometer Sensitivity Degradation 
The rms sensitivity, ΔT, of a Dicke radiometer, per root Hz of post detection bandwidth 
(equal to 1/(2τ) where τ is the integration time), can be expressed as  
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where Tsys is the system noise temperature, BRF is the pre-detection bandwidth, ΔG/G is 
the fractional voltage gain fluctuation per root Hz, N is the number of stages, W is a 
transistor width scaling factor, and S accounts for the feedback stabilization of gain of 
each stage. This equation, and the realization that that the power gain fluctuation squared, 
(ΔGp/Gp) 
2
 = 4(ΔG/G)2, is described in previous works [24, 25]. 
The factor W is the ratio of transistor width used for fluctuation measurement (i.e. 
200um) to width of transistors used in the radiometer and results from the consideration 
that transistor in parallel will add ΔG as root sum squares while G adds linearly; thus, 
ΔG/G increases as root W. The factor N is due to cascading of stages and increases ΔG/G 
as root N. The factor S is due to feedback stabilization in an amplifier where the feedback 
may be due to source inductance or drain to gate capacitance. It is best determined by a 
circuit simulation where gm is varied and the resulting change in S21 is computed. 
It is convenient to express the radiometer sensitivity degradation, D, in terms of the 
ratio of ΔT to the value with no gain fluctuation,  
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As a realistic example of a millimeter wave radiometer with W=200/40, S=0.6, N=9 
stages, BRF=10 GHz, and ΔG/G = 20ppm at 1 Hz and 2ppm at 1 kHz, we find D=9.3 and 
1.2 respectively. Note that the degradation does not depend upon integration time; it 
depends upon ΔG/G at the chop rate of the radiometer. Given the 1/f dependence fast 
chopping rates are needed for wide bandwidth radiometers.  
3.2 Monte Carlo simulations 
The MC simulation method is a powerful technique to understand the physical 
mechanisms behind the InP HEMT operation [26-30]. As the method simulates the 
electron movements and interactions in the time domain, it can also accurately predict 
noise performance. This, in combination with accounting for the ballistic transport, 
present in these devices due to the high mobility of the channel, makes MC the most 
appropriate simulation technique for studying low-noise properties of InP HEMTs. 
The simulations can safely be performed in a two-dimensional environment as the 
device is homogeneous along the gate width. The MC simulator used in this work, 
developed by Dr. Rodilla and further described in paper [D], is a development of a 
previously established 300 K simulator [29, 31, 32]. 
The conventional operating temperature of cryogenic LNAs is 4-15 K. Due to quantum 
effects, the MC simulations could not be performed with accuracy at equally low 
temperatures. Instead, 77 K was chosen due to the large quantity of experimental material 
data available at this temperature. For the DC and RF experimental behavior of the 
cryogenic InP HEMT, there is little difference between 77 K and 10 K operation. 
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To reduce simulation time, only the intrinsic part of the InP HEMT was simulated. The 
extrinsic part, beyond the limit where it could be treated as simply parasitic resistive, 
lumped resistive elements contributing to external source and drain resistances were 
used, see paper [D] for details. A STEM image of the InP HEMT, showing the separation 
between simulated intrinsic region and external resistances, is shown in Fig. 3.2. 
To reproduce the surface charges appearing in the semiconductor/passivation interface 
on the cap and recess surfaces, a constant surface charge model was considered. The 
charge denseties in these surfaces were calibrated against the experimental Hall 
measurements in Fig. 2.1 and Fig. 2.2. The surface charge in the gate recess area was 
observed to depend on etching process used in the HEMT fabrication. 
3.3 DC Characterization 
DC and RF characterization was performed at 10 K and 300 K in a Lakeshore model 
CRX-4K cryogenic probe station. Typical drain current Id for 2x10 µm gate width 
devices are shown in Fig. 3.3. Maximum Id at Vds = 1 V was 1 A/mm at 10 K and 
0.8 A/mm at 300 K. 
At 10 K, a kink is seen in the I–V characteristics at high Id. Such behavior has been 
observed previously [1] when operating InP HEMTs at elevated drain currents under 
cryogenic conditions. However, since the optimal low-noise bias point of the InP HEMT 
is around 15 mA/mm, i.e. 1.5% of the maximum Id, the kink phenomenon is far from the 
bias region of interest for most low noise amplifiers. 
In Fig. 3.4, extrinsic DC gm at 10 K and 300 K is shown against gate voltage Vg. A 
distinct shift of 0.1 V in threshold voltage VT, as well as an increased slope of gm, and 
improved quality of pinch-off was observed when cooling down to 10 K. Maximum 
extrinsic gm at Vds = 1 V was 1.8 S/mm at 10 K and 1.4 S/mm at 300 K. 
Both Fig. 3.3 and Fig. 3.4 show the traditional way to plot DC behavior of transistors. 
For ultra-low noise InP HEMTs, the amount of information available from these graphs 
is however limited. From equation (2), we know that high gm is important. However, to 
be utilized for low noise, the same bias point also needs to deliver low Id. A better way to 
 
Fig. 3.2.  STEM image of the InP-HEMT showing the separation between intrinsic simulated area 
and external resistances. 
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show gm is to plot it against Id. This dependence is plotted in Fig. 3.5, which shows a very 
steep gm increase at low Id. A gm of more than 1 S/mm was observed for Id of only 
50 mA/mm at 4 K. At Id of 15 mA/mm, gm increases with 75% to 0.6 S/mm when cooled 
down to 10 K. At 300 K gm was around 0.8 S/mm at 75 mA/mm. As seen in Fig. 3.5, gm 
was also observed insensitive to Vds at low drain current less than 100 mA/mm at both 
300 K and 10 K. This, in combination with the high slope of gm, enables excellent noise 
performance at very low power dissipation. 
The ratio between Id and gm described in Eq. (2) is shown in Fig. 3.6. The curves at 
10 K exhibit a clear minimum which corresponds to Id of 15 mA/mm. At this bias, con-
firmed by noise measurements, the lowest noise temperature is obtained for the InP 
HEMT at 10 K. At 300 K, still in agreement with noise measurements, 75 mA/mm was 
the best low noise bias point. As seen in Fig. 3.6, the minimum was relatively insensitive 
to Vds. This enables low power dissipation without severe noise temperature increase. 
As pointed out in section 3.1, the gate leakage current is of large importance for the InP 
HEMT noise performance at intermediate frequencies. At optimum low noise bias, the 
InP HEMT exhibited a very low gate current density Ig of 20 nA/mm at 10 K and 
 
Fig. 3.3:  Drain current of a 2x10 µm gate width and 130-nm gate length InP HEMT at 300 K (red 
dashed) and 10 K (blue solid) ambient temperature. Vgs measured from -0.3 V to 0.6 V in steps of 
0.1 V. 
 
Fig. 3.4.  Extrinsic DC gm of a 2x10 µm gate width and 130-nm gate length InP HEMT at 300 K 
(red dashed) and 4 K (blue solid) ambient temperature. Vds measured from 0.1 V to 1 V in steps of 
0.1 V. 
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200 nA/mm at 300 K. The current-voltage characteristics of the gate Schottky diode at 
Vds = 0 V is shown in Fig. 3.7. As clearly illustrated, the gate leakage current at negative 
gate voltage was heavily suppressed due to the reduction of thermal emission of electrons 
over the Schottky barrier when cooled down to 10 K. 
As observed in Fig. 3.7, a shift in forward voltage of the gate Schottky diode of 0.1 V 
was observed when cooling down to 10 K. This shift is due to the temperature 
dependence of the built in potential of the Schottky diode and has previously been 
observed both for InP HEMTs and GaAs metamorphic HEMTs [33, 34].  
In general, the DC characteristics at 300 K of the InP HEMT presented in Fig. 3.3 to 
Fig. 3.7 show steep increase in DC gm, high quality of pinch-off, and strongly 
suppressed Ig. As seen in these figures, the properties are strongly enhanced when 
cooling the InP HEMT to 10 K. Such DC behavior is a strong indication for excellent 
noise performance [3]. Similar temperature dependences have previously been observed 
for the Cryo3 InP HEMTs in the DC analysis presented in [35]. In the next section, the 
analysis will be extended with the microwave characteristics of the InP HEMT at 
cryogenic and room temperature. 
 
Fig. 3.5:  Extrinsic gm versus Id of a 2x10 µm gate width and 130-nm gate length InP HEMT at 300 
K (red dashed) and 10 K (blue solid) ambient temperature. Vds measured from 0.1 V to 1 V in steps 
of 0.1 V. 
 
Fig. 3.6:  √       versus Id of a 2x10 µm gate width and 130-nm gate length InP HEMT at 300 K 
(red dashed) and 10 K (blue solid) ambient temperature. Vds measured from 0.1 V (upper curve) to 
1 V (lower curve) in steps of 0.1 V. 
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3.4 Microwave Characterization 
To obtain the small signal parameters of the model in Fig. 3.1 and especially equation 
(1), a direct extraction method was used [36, 37]. The gate resistance Rg, which is an 
input parameter in the direct extraction, was obtained from DC measurements of gate 
through-line test structures. Values of Rg were 130 Ω/mm at 10 K and 320 Ω/mm at 
300 K. The gate Schottky current influence on the S-parameters was negligible for the 
devices and bias levels used in this work. Therefore, the gate Schottky diode in Fig. 3.1 
was modeled without a resistor for the gate leakage. 
The small signal parameter extraction was focused on drain currents below 
100 mA/mm as the bias point for minimum noise temperature of the InP HEMT was 
75 mA/mm at 300 K and 15 mA/mm at 10 K. The most important parameters, which this 
section will focus on, were the ones in equation (1).(2) 
Intrinsic gm, shown in Fig. 3.8, was observed to increase by more than 100 % to 
0.7 S/mm at the best cryogenic low noise bias when cooled down to 10 K. At the 
optimum low noise bias at room temperature, gm was 0.8 S/mm at 300 K. At both 
temperatures, the intrinsic low noise gm was far below its maximum of 2 S/mm at 10 K 
and 1.5 S/mm at 300 K, respectively. 
Cgs and Cgd are shown in Fig. 3.9. Cgs was observed to be strongly dependent on tem-
perature and drain current when operating close to pinch-off. At Id of 15 mA/mm, Cgs 
was observed to increase about 30 % when cooled down to 10 K. Cgd was much less 
temperature and bias dependent than Cgs.  
At pinch-off, Cgs and Cgd approached the same values of 200-250 fF/mm independent 
of temperature. In forward mode, Id > 200 mA/mm and not shown in Fig. 3.9, Cgs 
saturated at 800 fF/mm, whereas Cgd slightly decreased to 150 fF/mm. The transition 
between these two boundaries was strongly temperature dependent. Compared to 300 K, 
as seen in Fig. 3.9, Cgs at 10 K increased very abruptly with Id and reached the saturated 
value of 800 fF/mm at much lower Id than at 300 K. 
gm, Cgs and Cgd combined give an estimate of fT, which is the first parameter in 
equation (1). fT is plotted against Id in Fig. 3.10. A clear improvement of fT at low Id was 
observed when cooling down to 10 K. At the optimum low noise bias at 10 K, fT 
increased by 60% from 80 to 130 GHz when cooled down from 300 K to 10 K. At the 
 
Fig. 3.7.  Gate current of a 2x10 µm gate width and 130-nm gate length InP HEMT at 300 K (red 
dashed) and 10 K (blue solid) ambient temperature. Vds = 0 V. 
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optimum low noise bias at 300 K, fT increased by 60% from 80 to 130 GHz when cooled 
down from 300 K to 10 K. At the optimum low noise bias at 300 K, fT was 185 GHz, i.e. 
considerably higher than the optimum at 10 K. 
The reason for the lower fT at the optimum bias at 10 K than at 300 K was the lower 
bias. As a lower Id can achieve a higher gm, the balance of equation (2) was shifted 
toward lower values of both Id and gm (equivalently fT). 
The last bias dependent microwave parameter in equation (1) is the intrinsic Gds, which 
is shown in Fig. 3.11. Gds is found to increase with Id, and the way it does depends on 
temperature. When cooled to 10 K, the magnitude and slope of Gds at low Id is increased, 
while at higher Id, the temperature change in Gds was very small. As seen in Fig. 3.11, a 
degradation of Gds is observed for low Vd below 0.4 V at both 10 K and 300 K. 
The model parameters in Eq. (1) without bias dependence are Rs and Rg and their 
equivalent temperature Tg. At 300 K, Rs and Rg were 0.24 Ω·mm and 310 Ω/mm. At 10 K 
the values were 0.13 Ω·mm and 130 Ω/mm, respectively. Intrinsic Ri was fairly insensi-
 
Fig. 3.8.  Intrinsic gm of a 2x100 µm gate width and 130-nm gate length InP HEMT at 300 K (red 
dashed) and 10 K (blue solid) ambient temperature. Vds measured from 0.2 V (lower curve) to 1 V 
(upper curve) in steps of 0.2 V. 
 
 
Fig. 3.9.  Cgs (solid) and Cgd (dashed) of a 2x100 µm gate width and 130-nm gate length InP 
HEMT at 300 K (red) and 10 K (blue) ambient temperature. Vds measured from 0.2 V (upper 
curve) to 1 V (lower curve) in steps of 0.2 V. 
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tive to bias but strongly dependent on temperature, and was improved from 0.85 Ω·mm at 
300 K to 0.45 Ω·mm at 10 K. 
3.5 Noise Characterization 
To accurately measure noise temperature is a challenging task. At low frequencies, very 
long integration times are needed and radio frequency interference (RFI) deteriorate the 
spectrum, at intermediate frequencies the noise levels are of the same order as the meas-
urement uncertainties, and at high frequencies the frequency itself makes measurements 
difficult. Adding to this are the difficulties with impedance mismatch and instability of 
non-impedance matched HEMT measurements. 
In this section, the noise behavior of the InP HEMT at 300 K and 10 K is analyzed at 
both low frequencies and microwave frequencies, and related to the DC and RF results 
presented in section 3.3 and 3.4. 
 
Fig. 3.10.  Intrinsic cut-off frequency fT at 300 K (red dashed) and 10 K (blue solid) at low Id. Vd 
stepped between 0.2 V (lower curve) and 1 V (upper curve) in steps of 0.2 V. 
 
Fig. 3.11.  Intrinsic Gds of a 2x100 µm gate width and 130-nm gate length InP HEMT at 300 K 
(red dashed) and 10 K (blue solid) ambient temperature. Vds measured from 0.2 V (upper curve) to 
1 V (lower curve) in steps of 0.2 V. 
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3.5.1 Microwave Noise Characterization 
At cryogenic microwave conditions, direct noise parameter measurements of InP HEMTs 
are unreliable. Instead, 2x100 µm InP HEMTs were integrated in a 3-stage hybrid 
4-8 GHz LNA as described in paper [B]. Noise temperature for the LNA was measured at 
10 K using a cold attenuator setup, directly calibrated against a setup at NIST claiming a 
noise temperature uncertainty of less than 0.18 K and gain uncertainty of less than 0.1 dB 
[38]. Repeatability of the measurements was better than 0.1 K. 
To extract the noise parameters of the InP HEMT, the noise model in Fig. 3.1 was inte-
grated in a calibrated AWR Microwave Office model of the LNA. By setting the physical 
temperature of all resistive elements except Gds to ambient temperature, and fitting the 
measured and simulated noise and gain by tuning Td, all noise parameters could be ex-
tracted. The gate leakage current noise source between gate and drain in the noise model 
was set to the DC gate leakage current level at the investigated bias point. 
In Fig. 3.12 extracted Td is plotted against Id. In accordance with [3], where Td was 
extracted at room temperature and Id between 40 and 360 mA/mm, Td is observed to be 
almost linearly dependent on Id even at 10 K and as low Id as 1 mA/mm. At 300 K, Td 
was found to be much higher, in the order of 2000 K for bias as in Fig. 3.12, but still 
linearly dependent on Id. However, due to the increased thermal noise contribution at 
300 K, the extraction of Td is very sensitive to errors in the small signal extraction of the 
gate side resistances Rg and Ri. Because of this the error in Td extraction was much higher 
at 300 K than at 10 K, and no graph is presented here. Another recent study showing a 
similar Id dependence on Td is presented in [39]. 
With the extracted Td in Fig. 3.12, the minimum noise temperature of the InP HEMT 
could be extracted. In Fig. 3.13 Tmin at 6 GHz is plotted against Id at 10 K. Without 
consideration of the shot noise contribution from the gate leakage current, the lowest Tmin 
was less than 1.2 K. When considering the gate current, Tmin increased by 0.2 K at 
6 GHz. 
Independent of the gate current, the optimum low noise bias was Vd = 0.6 V and Id 
around 15 mA/mm. This is also in agreement with the LNA measurements in paper [C], 
which exhibited a lowest noise temperature of 1.4 K at Id of 15 mA/mm per stage. At 
300 K the optimum low noise bias was obtained at 75 mA/mm. 
To validate the noise model suggested in [20], equation (1) was evaluated with the 
extracted fT, Rt, Gds and Td at 10 K and plotted in Fig. 3.13. This expression of Tmin agrees 
very well with the simulated Tmin, as seen in Fig. 3.13. 
All extracted model parameters for optimum low noise bias at 10 K and 300 K are 
shown in Table 3.1. The small variations in parasitic inductances seen in Table 3.1 are 
due to small resistive and capacitive elements excluded from the model for simplicity. 
The associated error is estimated to be incremental. 
The InP HEMTs in this work are based on a single delta-doping 3 nm above the 
channel. The principle of this structure is to separate the carriers from the donors using a 
thin spacer. The result is a high mobility electron gas in the narrow bandgap channel, and 
a positively charged delta-doping in the wide bandgap barrier. The magnitude and 
distribution of the electron gas in the channel is influenced by many factors, where the 
strongest are gate bias, Coulomb attraction between carriers and delta-doping, thermal 
diffusion, and charged traps. 
To understand the carrier distribution dependence on gate voltage, Monte Carlo 
simulations were used. Fig. 3.14 shows the average electron velocity of the electrons in 
the channel at 300 K and 77 K. Independent on temperature, the velocity peaked at the 
24   Chapter 3. InP HEMT Characterization 
 
drain side of the gate where the electric field was at maximum. The increase in maximum 
average electron velocity upon cooling (about 17% as seen in Fig. 3.14), explains part of 
the observed gm increase seen in Fig. 3.4 and Fig. 3.5 [27]. The physical mechanism 
behind the electron velocity increase is the reduced electron-phonon scattering rate, 
leading to an increased electron mean electron free path. 
The increased electron velocity does however not by itself explain the 100% gm 
increase seen at the optimum cryogenic low noise bias. The second part of the 
explanation is the vertical electron distribution below the gate. This distribution, 
simulated with MC, is shown for different gate bias at 77 K in Fig. 3.15. As seen in the 
graph, when the gate was forward biased, the carriers were distributed in the top part of 
the channel due to the Coulomb attraction between the negative electrons and the positive 
delta-doping and gate potential. At reverse bias, the negative gate voltage canceled the 
attraction from the delta-doping and pushed the remaining electrons toward the buffer. 
 
Fig. 3.12.  Drain resistor temperature Td at 10 K extracted at different Id densities. Vd was 0.6 V 
for all extraction points and Id was swept between 1 mA and 13.3 mA for each 2x100 µm InP 
HEMT. 
 
Fig. 3.13.  Extracted Tmin at 6 GHz and 10 K with (black x) and without (blue o) consideration of 
the gate current. The noise model suggested in [20] and based on extracted fT, Rt, Gds and Td is 
shown by the blue curve. 
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This property of the carrier distribution is also confirmed by the DC and RF 
measurements in section 3.3 and 3.4. At low current, when the carriers were distributed 
far away from the gate, gate-to-carrier distance was large and gm and Cgs were low as 
seen in Fig. 3.8 and Fig. 3.9. When the bias was increased, the electron distribution was 
shifted up towards the gate as seen in Fig. 3.15, and the gate-to-carrier distance was 
reduced, with increased gm and Cgs as a result. When the carriers reached the top of the 
channel, gate-to-carrier distance became limited by the barrier and spacer thickness, and 
gm and Cgs saturated. 
When cooling down to 10 K, the thermal diffusion in the channel becomes strongly 
reduced. This means that the carrier distribution becomes more dependent on the gate 
bias and delta-doping attraction. Hence, the mean carrier distribution is expected to shift 
toward the delta-doping and be more sensitive to gate bias. 
From an electrical perspective this means that a smaller depletion potential, and hence 
less negative gate voltage, is required to pinch the current at 10 K compared to 300 K. As 
seen in Fig. 3.3 this is confirmed by the distinct shift in VT. 
Also the higher slope of gm versus Vg close to pinch-off in Fig. 3.3 is explained by an 
increased carrier confinement as a smaller change in Vg results in an increased change in 
gm. 
The improvement of intrinsic gm at low drain currents as seen in Fig. 3.8 also indicates 
a more confined carrier concentration close to the gate when cooling down to 10 K. 
Finally, a strong evidence for a change in carrier concentration is the temperature de-
pendence of Cgs at low Id. As the gate-to-carrier distance is inversely proportional to Cgs, 
the location of the carriers is indirectly given by Cgs. 
As seen in Fig. 3.9, Cgs varies between two specific on and off values. At pinch-off, 
where Cgs and Cgd are equal, all carriers in the channel below the gate are depleted and 
TABLE 3.1 
EXTRACTED VALUES FOR THE SMALL-SIGNAL MODEL OF  2X100 µM INP HEMT AT OPTIMUM 
LOW NOISE BIAS AT 300 K AND 10 K. UNITS ARE V, mA, mS, Ω, fF, pH AND K.  
  300 K 10 K 
B
ia
s Vds 0.6 0.6 
Id 15 3.3 
Vgs -0.14 -0.18 
In
tr
in
si
c 
Cgs 132 138 
Cgd 34 37 
Cds 52 46 
gm 213 176 
Ri 3.9 2.2 
Rj 33 25 
Gds 13 11 
P
ar
as
it
ic
s 
Cpg, Cpd 19 20 
Lg 35 46 
Ls 0 0 
Ld 36 47 
Rg 5 2.2 
Rd 1.3 0.7 
Rs 1.2 0.6 
Noise Td 2800 400 
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the capacitance is low. As gate voltage is increased, current starts to flow in the lowest 
part of the channel as the depletion region retreats, and Cgs increases as gate-to-carrier 
distance reduce. When the depletion region is fully withdrawn from the channel, Cgs 
saturates as gate-to-carrier distance cannot reduce further until the barrier is populated. 
3.5.2 Low Frequency Noise Characterization 
To measure gain fluctuations down to a level of 1ppm, a special test set shown in Fig. 
3.16 was used. As the gain fluctuations were assumed independent of RF frequency, a 
low test frequency of 10.7 MHz was used. A balanced bridge approach was used to 
cancel AM fluctuations in the source. By using a HP3561 spectral analyzer at the output, 
the spectral density in    √    was measured. To calibrate the measurements, a 
resistive divider at the output of the DUT was used. When activated, the gain was 
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Fig. 3.14.  Monte Carlo mean electron velocity profile along the channel under the gate at 300 K 
(red continuous line) and 77 K (blue dashed line) for Vd=0.6 V and Id=250 mA/mm. 
 
Fig. 3.15.  Monte Carlo simulations showing the gate bias dependence of the electron distribution 
in the InP HEMT below the gate at 300 K. The epitaxial layers, as well as the delta-doping, are 
marked in the graph. Extrinsic gate voltage was swept between -0.35 V (lower curve) and 0.35 V 
(upper curve) in steps of 0.1 V. The corresponding drain currents were 5, 28, 99, 225, 403, 536, 
605 and 649 mA/mm. 
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reduced by 1%. The calibrated gain fluctuations were hence given by dividing the 
spectral density by the difference obtained with the resistive divider. 
The low-frequency noise of the transistors was measured with three different 
instruments to cover the nine orders of magnitude, 1 Hz to 1 GHz, of frequency range. 
For the lowest frequencies, 1 Hz to 100 KHz, a HP3561 spectrum analyzer directly 
measuring the transistor output noise voltage was used. Between 10 kHz and 100 MHz 
an Agilent E4407B spectrum analyzer was used both in the same direct way as the 
HP3561 analyzer, and in a Y factor setup together with a Noisecom NC3210 calibrated 
noise diode source. For the highest frequencies, between 100 MHz and 1 GHz, an 
automated Y factor method with an Agilent N8975 noise figure analyzer and Agilent 
N4000A smart noise source was used.  
Six types of HEMT and two types of SiGe HBTs were tested; see paper [E] and [40-46] 
for details. A global view of the data showed that all devices had approximately a 1/f 
low-frequency noise and gain fluctuation spectrum. The 1 Hz NF were in the relatively 
small range, 69 to 81 dB, for all the HEMTs in spite of different foundries, gate lengths 
(35 nm to 130 nm), materials (InP and GaAs, and wide temperature range (300 K to 
22 K). The SiGe HBT 1 Hz NF varied between 27.3 dB and 42.8 dB at 300 K.  
Although the gross differences between HEMTs were not large, they can have 
considerable effect upon radiometer sensitivity. The InP HEMTs in this thesis work had 
5 to 10 dB lower NF than the other 5 HEMTs at 1 Hz and 300 K. No inherent NF 
difference between GaAs and InP substrates could be observed. 
The gain fluctuations at 300 K and 1 Hz varied from 15 to 110 ppm for all the HEMTs 
and 3.6 to 4.5 ppm for the HBT's. This variation is significant for radiometers with slow 
switching rates and would need to be verified by tests of many samples at the desired 
switch rate. At 1 kHz the fluctuations were in the 1 to 10 ppm range with the lower limit 
determined by the noise limit of the test set. 
Plots of both noise and ΔG/G at 300 K and 22 K for three different HEMTs are shown 
in Fig. 3.17 and Fig. 3.18. In general the NF curves have 1/f dependence with 
superimposed temperature-dependent deviations. The deviations can be related to the 
energy levels of traps as discussed in [21]. 
The HEMTs had 4 to 8 dB higher 1Hz NF at 22 K than at 300 K except for the TPQ13 
where the NF did not change. The 1 Hz gain fluctuations were also higher at 22 K by 
factors of 1.5 to 8. For frequencies in the 10 Hz to 1 MHz range there was little change 
 
Fig. 3.16:  Photograph and block diagram of test set for measuring gain fluctuations in transistors. 
The 10.7 MHz test signal through the transistor is approximately canceled by manual adjustment 
of I and Q attenuators and the resulting error signal is amplified by G and phase detected to give 
both amplitude and phase fluctuations. 
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between 22 K and 300 K while above 1 MHz the cold transistors had lower noise due to 
thermal effects and increased carrier confinement (paper [C]). 
The 300 K low-frequency noise and ΔG/G dependence on drain current for the InP 
HEMT in this work is illustrated in Fig. 3.19. At 1 Hz there was little change in NF while 
the ΔG/G decreased by a factor of 7 at the highest bias of 44 mA/mm, at all frequencies 
from 1 Hz to 1 kHz. 
An important question is whether the gain fluctuations are caused by perturbation of the 
gate DC bias voltage by the low-frequency noise. This ΔG/G due to the low-frequency 
noise was obtained by measuring the sensitivity of gain to bias with a network analyzer, 
and multiplying this coefficient with the measured voltage low-frequency noise.  
The resulting comparisons are ambiguous. For the OMMIC and Triquint HEMTs the 
gain fluctuation due to NF closely matches the measured gain fluctuations from 1 Hz to 
10 kHz as seen in Fig. 3.20 for the OMMIC device. For the InP HEMT in this thesis 
 
Fig. 3.17.  Gain fluctuation and noise figure of OMMIC GaAs HEMT at 300 K and 22 K. 
Vd = 0.6 V and Id = 12 mA (80 mA/mm) 
 
Fig. 3.18.  Gain fluctuation and noise figure of InP HEMT from this thesis work at 300 K and 22 
K. Vd = 0.6 V, Id = 15 mA (75 mA/mm) at 300 K and Vd = 0.6 V, Id = 3.7 mA (18.5 mA/mm) at 
22 K. 
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work, the measured ΔG/G was much less than that expected from NF at both 300 K and 
22 K. For the NGC 100 nm device the opposite was true. The values for all the samples 
at 300 K and 22 K at 1Hz are given in paper [E]. 
These different gain fluctuations may be due to the location of traps and how the noise 
must be represented in the non-linear model of the transistor. For modeling NF at 50 ohm 
source impedance the low-frequency noise can be represented as a voltage source in 
series with the gate and in this case this voltage would affect the gain through the 
measured bias sensitivity coefficient. However, for some transistors this may not be the 
correct model for predicting non-linear effects such as gm variations. The low-frequency 
noise then needs to be represented by an additional source in the drain circuit and this 
additional source does not change the bias point. For this case the gain fluctuation will be 
less than predicted from the NF. The opposite case of higher gain fluctuation than 
predicted would occur if gm is fluctuating due to traps which do not produce low-
frequency noise. 
 
Fig. 3.19.  Gain fluctuation and noise figure of 2x100 µm InP HEMT from this thesis work at 
300 K for Vd = 0.6 V and 3 different values of Id. 
 
Fig. 3.20.  Gain fluctuation of OMMIC GaAs mHEMT at both 300 K and 22 K measured directly 
and as predicted by the noise figure and sensitivity to bias. 
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3.6 Conclusions 
A detailed DC, S-parameter and noise analysis has been performed on ultra-low noise 
130 nm gate length InP HEMTs. A small signal noise model was extracted and evaluated 
for different bias conditions and temperatures. It has been concluded that InP HEMTs 
optimized for cryogenic low noise operation are characterized by high fT and gm at very 
low Id conditions when cooled down. 
The temperature dependence of VT, gm, Cgs and Cgd, in combination with MC simula-
tions, suggests that the electron carrier distribution is more confined and closer to the top 
of the channel where the gate control is enhanced when cooled down to cryogenic tem-
peratures. An increased average electron velocity upon cooling, partly explaining the 
increased gm, was observed using MC simulations. 
A global view of low-frequency noise and gain fluctuations over a wide range of 
transistor types and over many orders of magnitude in frequency has been presented. The 
variations of 1/f noise and gain fluctuations were found to be relatively small between 
InP and GaAs HEMTs with 35 nm to 130 nm gate length. Both low-frequency noise and 
gain fluctuations at 1Hz, opposite to the microwave noise, increased by factors of three in 
most cases when cooling from 300 K to 22 K. 
In some devices the low-frequency noise was determined to cause the measured gain 
fluctuations by modulating the bias point of the transistor, which has the secondary effect 
to change the gain. In other devices this was not true, and both more and less gain 
fluctuation than predicted by the bias point change was observed. A new equation for the 
degradation in radiometer sensitivity due to gain fluctuation has been presented, and the 
degradation is reported for all tested transistors. The results show that radiometer chop 
rates in the kHz range are needed for millimeter wave radiometers with 10 GHz 
bandwidth. 
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Chapter 4.  
GaAs mHEMT comparison 
In recent years, large progress has been achieved in the development of the 
InGaAs/InAlAs/GaAs metamorphic HEMT (GaAs mHEMT) as a substitute for the 
expensive InP HEMT technology. The GaAs mHEMT wafers are based on GaAs bulk 
material and thus less expensive and less brittle than InP. Moreover, the GaAs mHEMT 
technology can to a larger extent utilize the developed GaAs MESFET and HEMT 
production infrastructure unavailable for the InP HEMT technology. Room temperature 
performance such as cut-off frequency fT, of the GaAs mHEMT is now almost equal to 
the InP HEMT [47, 48]. However, for cryogenic applications, reported noise results are 
still in favor for the InP HEMT [48, 49]. 
In this chapter DC, RF and noise performance of identical InGaAs/InAlAs HEMTs 
grown on InP and GaAs substrates are compared at both 10 K and 300 K, see paper [F] 
for details. 
Except for the substrate and graded metamorphic buffer, the epitaxial structure was 
identical for the InP HEMT and GaAs mHEMT, as described in Chapter 2. For the GaAs 
mHEMT, the 500 nm In0.52Al0.48As buffer was grown on a 300 nm In0-0.52Al1-0.48As 
linearly graded metamorphic buffer on top of the GaAs substrate. The InP HEMT was 
grown as described in section 2.1. The 300 K channel mobility and sheet carrier density 
was 11400 cm
2
/Vs and 2.8×10
12
 cm
-2
 for the InP HEMT, and 9900 cm
2
/Vs and 3.0×10
12
 
cm
-2
 for the GaAs mHEMT, respectively. The room temperature channel mobility and 
sheet carrier density product differed by only 7%. The wafers were processed side by 
side in a 130 nm gate length HEMT process, thereby minimizing process variations. 
4.1 DC and microwave comparison 
Uniformity and yield of the two wafers were high, and no significant differences between 
devices were observed. The drain current Id is plotted against gate voltage Vg in Fig. 4.1. 
At room temperature, the subthreshold Id was slightly lower for the InP HEMT compared 
to the GaAs mHEMT. When cooled down to 10 K, the difference was strongly increased 
and a superior pinch-off for the InP HEMT was evident from Fig. 4.1. Maximum Id at 
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Vd = 1 V was 470 mA/mm (510 mA/mm) for the GaAs mHEMT and 630 mA/mm 
(890 mA/mm) for the InP HEMT at 300 K (10 K). 
The pinch-off voltage in a HEMT is strongly dependent on the gate-to-carrier distance 
as described in section 3.3. This means, given identical geometric dimensions as shown 
in paper [F], that the intrinsic carrier confinement in the two HEMTs can be relatively 
compared. The further the carriers are situated from the gate, the more negative voltage is 
needed to deplete them. Hence, evidently from Fig. 4.1., there is a shift in carrier 
concentration toward the top of the channel when cooled down; see paper [C]. This effect 
is stronger when the HEMT is grown on InP substrate compared with metamorphic 
GaAs. 
Another parameter, exposing the intrinsic carrier distribution as discussed in section 
3.4, is Cgs. In Fig. 4.2, Cgs for both technologies is observed to be temperature and current 
dependent as in Fig. 3.9. At 300 K, the shape of Cgs was very similar for the two devices, 
 
Fig. 4.1.  Subthreshold Id versus Vg at Vds of 0.6 V for 2x100 µm gate width InP HEMT (dashed) 
and GaAs mHEMT (solid) measured at 300 K (red) and 10 K (blue) ambient temperature. 
 
Fig. 4.2.  Gate-to-source capacitance Cgs versus Id at Vds of 0.6 V for 2x100 µm gate width 
InP HEMT (dashed) and GaAs mHEMT (solid) measured at 300 K (red) and 10 K (blue) ambient 
temperature. 
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with a slightly higher magnitude for the InP HEMT. When cooled down to 10 K, the 
difference is increased in both magnitude and shape: The InP HEMT rapidly increased to 
a saturation of 800 fF/mm already at Id around 50 mA/mm, whereas the GaAs mHEMT 
saturated much slower at the same Cgs value for Id of 200-300 mA/mm (not shown in Fig. 
4.2). 
At sufficient forward bias, when the HEMT channels were fully populated, Cgs 
saturated at 800 fF/mm for both buffer technologies, irrespective of temperature. At 
pinch-off, with channel fully depleted, Cgs reduced to its bias and temperature 
independent capacitance given by the geometric HEMT structure. 
The identical extreme values of Cgs, at full forward and full pinch, explicitly confirm 
the conclusion of identical geometric dimensions drawn from the cross sectional STEM 
images in paper [F]. Furthermore, the different shape of the curves in Fig. 4.2 is thus a 
result of different carrier distributions for the same Id. For a low Id of 15 mA/mm, the 
optimum cryogenic low noise bias for the InP HEMT, Cgs was 680 fF/mm for the InP 
HEMT and 530 fF/mm for the GaAs mHEMT. Hence, compared to the GaAs mHEMT, 
the carrier distribution at low bias for the InP HEMT was confined closer to the top of the 
channel where gate control is larger. The best low noise bias of the GaAs mHEMT was Id 
of 50 mA/mm. At this current level Cgs was 700 fF/mm, which hence corresponds to a 
relative carrier distribution similar to the InP HEMT at its optimum of 15 mA/mm.  
A third parameter related to carrier distribution, as discussed in section 3.4, is the 
response of gm versus Id. As seen in Fig. 4.3, the low bias gm was improved upon cooling 
for both technologies, however the difference was more pronounced for the InP HEMT 
than the GaAs mHEMT. At the optimum low noise bias at 10 K, both device 
technologies exhibited a gm value of 800 mS/mm. However, as the Id needed to obtain 
this value was much higher for the GaAs mHEMT, a higher noise temperature is 
predicted for the GaAs mHEMT in accordance with section 3.5. 
 
Fig. 4.3.  Transconductance gm versus Id of 2x100 µm gate width InP HEMT (dashed) and 
GaAs mHEMT (solid) measured at 300 K (red) and 10 K (blue) ambient temperature and Vds of 
0.6 V. 
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4.2 Noise comparison 
To accurately compare noise performance, 2x100 µm InP HEMT and GaAs mHEMT 
were integrated and measured separately in the same benchmarking 4-8 GHz hybrid 
3-stage LNA as used in section 3.5.1. At 300 K, see Fig. 4.4, the average noise 
temperature (gain) in the 4-8 GHz band was 45 K (45 dB) for the InP HEMT and 49 K 
(40 dB) for the GaAs mHEMT. This corresponds to a 9% noise difference between the 
two HEMTs. At 10 K, see Fig. 4.5, the average noise temperature (gain) in the same 
frequency band became 1.7 K (43 dB) for the InP HEMT, and 4.0 K (41 dB) for the 
GaAs mHEMT. The relative difference hence increased to 135%. 
The estimated noise difference from extrinsic parasitic elements, such as the slightly 
elevated contact resistance of the GaAs mHEMT, was negligible. For a 2x100 µm device 
size, the difference corresponded to 0.3 Ω elevated drain and source resistance. At 300 K, 
 
Fig. 4.4.  Noise temperature and gain of a 3-stage 4-8 GHz LNA equipped with 2x100 µm GaAs 
mHEMTs (solid) or InP HEMTs (dashed) measured at 300 K. The amplifier was biased for best 
noise performance at Vdd = 1.25 V and Idd = 45 mA for both HEMT technologies. 
 
Fig. 4.5.  Noise temperature and gain of a 3-stage 4-8 GHz LNA equipped with 2x100 µm GaAs 
mHEMTs (solid) or InP HEMTs (dashed) measured at 10 K. The amplifier was biased for best 
noise performance at Vdd = 0.92 V and Idd = 30 mA (50 mA/mm per HEMT) when equipped with 
GaAs mHEMTs, and Vdd = 0.7 V and Idd = 9 mA (15 mA/mm per HEMT) when equipped with 
InP HEMTs. Vd over the transistor was 0.6 V for both HEMTs. 
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the resulting increase in noise temperature due to the higher contact resistance is 
estimated to be 0.7 K. At 10 K, this thermal noise contribution is strongly reduced, and 
the added contribution to noise temperature is less than 0.04 K. 
Instead, as the S-parameters of the GaAs mHEMT and InP HEMT were close to 
identical when biased at their optimal low noise bias point, the majority of the noise 
difference was attributed the different Id levels and interface roughness. Extraction of the 
equivalent drain resistor temperature Td showed greatly elevated intrinsic noise for the 
GaAs mHEMT. At 15 mA/mm, Td was 400 K for the InP HEMT and 1000 K for the 
GaAs mHEMT. At 50 mA/mm, the optimum low noise bias for the GaAs mHEMT, Td 
was 700 K for the InP HEMT and 1350 K for the GaAs mHEMT. 
In Fig. 4.6, magnified STEM images of the active device regions are shown for the two 
HEMTs. The samples used to make the STEM images were about 100 nm thick. By 
looking at the hetero junctions, it is clear that the InP HEMT image is sharper. This 
means that the scattered transmission through the InP HEMT is more even along the 
interfaces. In other words, this indicates that the GaAs mHEMT channel thickness is less 
uniform and has rougher interfaces compared to the InP HEMT. The strain in the top of 
the buffer layer, related to a change in MBE growth temperature during deposition, is 
also more pronounced in the GaAs mHEMT. This suggests that the metamorphic buffer 
suffers from more structural imperfections than the corresponding InP HEMT buffer. As 
a result, interface scattering, resulting in elevated noise temperature, is higher in the less 
confined 2-DEG of the GaAs mHEMT compared to the InP HEMT. 
The microscopic observations coupled to electrical characterization of identically 
grown and processed InP HEMT and GaAs mHEMT point to the significance in buffer 
engineering in the latter technology. If the buffer layer is optimized for reduced defects, 
e.g. through a thicker buffer layer and optimized growth conditions, the GaAs mHEMT 
is expected to demonstrate improved noise performance also at cryogenic temperature. 
4.3 Conclusions 
An ultra-low noise InP HEMT and a GaAs mHEMT have been characterized and 
compared with respect to DC, RF and noise performance. The analysis showed superior 
DC, RF and noise improvement upon cooling the HEMTs grown on InP compared with 
GaAs substrate. The reason for this is believed to be a better electron confinement within 
the channel grown for the InP pHEMT technology. 
  
Fig. 4.6.  Magnification of the gate region of the InP HEMT (left) and GaAs mHEMT (right). 
130 nm gate length measured at barrier interface. 
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InP HEMT MMIC Technology 
Many of the largest present, and future, telescopes for radio astronomy have a collecting 
area divided into arrays of smaller reflectors [50-52]. The planned square kilometer array 
(SKA) will cover 0.1-25 GHz and the 1 km
2
 collecting area will be made out of thou-
sands of reflectors, each equipped with several receivers covering different frequency 
bands, or even with focal plane arrays. The demand for ultra-wideband receivers, which 
allows coverage of decades of bandwidth with a minimum number of receivers, is obvi-
ous. 
The widest band cryogenic LNAs based on InP HEMTs reported so far usually exhibit 
around 100% of bandwidth. A cryogenic InP HEMT MMIC LNA used in the Arecibo 
radio telescope has a noise temperature of 3.5 K with 41 dB of gain at 4-12 GHz meas-
ured at ambient temperature of 12 K [4].  
In this chapter, two InP HEMT MMICs are presented. The first is an adaptable cryo-
genic ultra-broadband 0.5-13 GHz LNA, whose input impedance can be adjusted to 
match an arbitrary source. This LNA addresses the need for future large arrays either as 
IF amplifier for SIS or Schottky mixer or directly connected to the feed.  
The second is a cryogenic 24-40 GHz WR28 waveguide MMIC LNA designed to be 
connected directly to a horn antenna. Since it is connected with a low loss WR28 
waveguide interface directly to the antenna feed, this LNA is suitable for astronomy 
projects such as deep space network (DSN) or very long baseline interferometry (VLBI). 
Both amplifiers are thoroughly investigated, both with respect to scattering parameters 
and noise performance, and are benchmarked against state-of-the-art cryogenic LNAs 
operating in similar frequency ranges. Further details of the LNAs are given in paper [G] 
5.1 MMIC design 
Accurate small signal and noise models of the InP HEMT are crucial for a successful 
LNA design. The InP HEMT process, described in Chapter 2, needs to be repeatable, and 
thorough device characterization as described in Chapter 3 are prerequisites for 
successful circuit design. 
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A comparison between measured S-parameters of a 2x100 µm InP HEMT and the 
extracted small signal model from Chapter 3, is shown for both 10 K and 300 K in Fig. 
5.1. The bias points of the InP HEMT in Fig. 5.1 were the optimum noise bias at each 
temperature; 15 mA/mm at 10 K and 75 mA/mm at 300 K. 
These bias points, which correspond to the optimum Tmin of the InP HEMT, do 
however not necessarily have to coincide with the optimum bias point for the noise 
temperature of the entire LNA. Especially at high frequencies, where the gain of the first 
stage is low, also the second stage noise contribution becomes significant. In such cases, 
an increased bias might actually reduce noise temperature as the higher value of gm 
reduces noise contribution from the second stage and enables an overall lower LNA noise 
temperature. Trade-off drain current bias used for the two MMIC LNAs in this chapter 
were 25 mA/mm for the 0.5-13 GHz LNA and 40 mA/mm for the 24-40 GHz LNA.  
Network matching was designed using metal-insulator-metal (MIM) capacitors, thin 
film resistors (TFRs), via-holes and microstrip lines. To ensure stability, TFR resistors 
were placed between each capacitive or inductive element on all MMIC designs. By 
designing these resistors with at least 50% margin for process variations, all possible 
resonances and oscillations were proactively prevented. 
 
(i) 
 
(j) 
 
(k) 
 
(l) 
Fig. 5.1.  Comparison between extracted small signal model (black dashed) and measured S-
parameters of a 2x100 µm InP HEMT at 10 K (blue) and 300 K (red) ambient temperature. The 
bias points of the InP HEMT were 15 mA/mm at 10 K and 75 mA/mm at 300 K. The scale in (b) 
and (d) is 1 for S21 and 0.01 for S12. 
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5.2 0.5-13 GHz Ultra Broadband Ultra Low Noise InP 
MMIC LNA 
Apart from the InP HEMT itself, the input matching network of the first stage ultimately 
determines the noise performance of the whole amplifier. To minimize substrate, and 
especially metal losses, and consequently degraded noise performance, an external input 
matching network on a 0.381 mm (15 mil) low loss, low permittivity, and temperature 
stable RT Duroid 6002 substrate with 17 µm copper cladding, was used. The selected 
combination of relative permittivity and thickness of the substrate enabled high 
impedance matching with relatively wide microstrip lines, resulting in reduced metal 
losses. The overall simulated reduction of LNA noise, due to the external input matching 
network, was on average 2 K within the 0.5-13 GHz band, when compared to an internal 
input matching network. 
To improve stability, and decrease the magnitude of S11 for better matching, a source 
inductance was introduced in the first transistor using a narrow microstrip line to a via-
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Fig. 5.2.  Schematic of the 3-stage 0.5-13 GHz MMIC LNA with external matching network on 
RT Duroid 6002 substrate. 
 
Fig. 5.3.  Extracted Tmin of a 2x100 µm InP HEMT at 15 K (red dashed) compared to the 
simulated noise temperature of the amplifier connected to a 50 Ω source impedance (blue solid) 
and 100 Ω source impedance (blue dashed). The 3-stage LNA was biased for wide bandwidth 
operation at Vd = 1 V and Id = 15 mA. The resulting InP HEMT bias, also used for Tmin extraction, 
was Vds = 0.6 V and Id = 5 mA per stage. 
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hole. A schematic of the 3-stage LNA, showing the external input matching network, is 
given in Fig. 5.2. All three stages utilize 2x100 µm gate width devices with a common 
bias network. 
When matching the first transistor for minimum noise, the gain curve linearly declined 
with frequency. This gain tilt was easily compensated with the following stages. But with 
a low gain in the first stage, the noise contribution from the second stage became 
significant at the upper frequency band limit. By using the trade-off bias point with 
25 mA/mm drain current, this effect was reduced. As seen in Fig. 5.3, Tmin was close to 
linearly dependent on frequency, and was 1.8 K at 6 GHz. 
As a compromise, the input matching network was designed to noise match the first 
transistor at the upper frequency limit, while minor mismatch at the lower frequencies 
was accepted as trade-off. By doing this, the noise temperature of the amplifier could be 
held relatively constant with frequency and close to the minimum noise temperature at 
the upper frequencies, as seen in the simulations of the 3-stage LNA in Fig. 5.3. The 
second and third stages were then matched for flat gain and stability. The bias point for 
the simulations in Fig. 5.3 was Vd = 1 V and Id = 15 mA, resulting in an individual bias of 
Vds = 0.6 V and Id = 5 mA (25 mA/mm) for each InP HEMT. A photograph of the 2 mm 
 0.75 mm MMIC can be seen in Fig. 5.4. 
In some applications, e.g. as an IF-amplifier for Schottky or SIS mixers, it is 
advantageous to omit the standard 50 Ω interface as often higher impedance is needed. 
Fig. 5.3 shows simulated performance of the LNA using an input matching network 
optimized for 100 Ω source impedance. With this input matching the bandwidth of the 
amplifier increases to 0.1-13 GHz using the same RT Duroid 6002 substrate for the 
circuit. 
A housing with SMA input and output connectors was designed and machined to 
package the 1-13 GHz MMIC LNA. A photograph of a mounted MMIC with input 
matching network can be seen in Fig. 5.5. 
 
Fig. 5.4.  A photograph of fabricated 3-stage 0.5-13 GHz MMIC LNA 
 
Fig. 5.5.  A photograph of 3-stage 0.5-13 GHz MMIC mounted in a housing together with an 
external input matching circuit. 
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Fig. 5.6.  Measured (solid) and simulated (dashed) S-parameters of a 0.5-13 GHz LNA module at 
300 K. Vd = 2.35 V and Id = 45 mA. 
 
Fig. 5.7.  Measured (solid) and simulated (dashed) gain and noise temperature of a 0.5-13 GHz 
LNA module at 300 K. Vd = 2.35 V and Id = 45 mA 
 
 
Fig. 5.8.  Measured (solid) and simulated (dashed) gain and noise temperature of 0.5-13 GHz 
LNA module at 15 K. Vd = 1 V and Id = 15 mA 
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5.2.1 Measurements and Characterization 
As seen in Fig. 5.6, input return loss (S11) was traded off against noise performance at 
low frequencies, but was better than 7 dB between 3 and 13 GHz. Output return loss (S22) 
was better than 8 dB within the whole band.  
Fig. 5.7 shows the measured noise temperature and gain (S21) at room temperature. The 
LNA had relatively flat gain between 34 dB and 40 dB in the whole 0.5-13 GHz band. 
The lowest noise was 48 K and was achieved around 7 GHz. The gain, consistent with 
the S-parameter measurements, was above 34 dB in the whole band. 
As seen in Fig. 5.8, the lowest noise temperature at cryogenic condition was 3 K at 
7 GHz and below 7 K in the whole 0.5-13 GHz band. The gain was slightly increased 
compared to room temperature and was higher than 38 dB in the whole band. 
5.3 24-40 GHz Low Noise InP MMIC LNA 
The benefit with an external input matching network is lower loss and increased 
flexibility. The drawback, in addition to the increased fabrication work load, is the 
presence of lumped components and bond wires. At low frequencies these components 
work fine, and are easy to predict, but in the 24-40 GHz range modeling becomes 
difficult and very precise assembly is needed to match simulations. Further, the bond pad 
leading to the first gate on the MMIC is close to 50 ohm and electrically long at high 
frequencies. This effectively cancels out the desired high impedance of the external 
matching network. Instead, an internal input matching network was chosen for the three 
stage 24-40 GHz LNA. The first transistor was a 4x25 µm gate width device matched for 
low noise. The device size was chosen for best noise match within the frequency band. 
The following two stages utilized 4x15 µm gate width devices matched for flat gain. The 
smaller device sizes of the second and third stages result in lower capacitances and hence 
a less frequency dependent gain. The gain was further flattened with bias stubs shorter 
than λ/4 on the second and third stages. All transistors utilized a common bias network 
which distributed equal current densities to all stages. A schematic of the 3-stage LNA is 
given in Fig. 5.10. The simulated cryogenic noise and gain of the LNA, together with 
Tmin, is shown in Fig. 5.10. Tmin, close to linearly dependent on frequency, was 10 K at 
40 GHz. The bias point for the simulation was Vds = 0.7 V and Id = 4 mA (40 mA/mm) 
 
 
Fig. 5.9.  Photograph of fabricated 3-stage 24-40 GHz MMIC LNA 
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for the first transistor and Vds = 0.7 V and Id = 2.5 mA (42 mA/mm) for the second and 
third transistors. The total LNA bias was Vd = 1.2 V and Id = 9 mA. A photograph of the 
2 mm  0.75 mm MMIC can be seen in Fig. 5.9. 
5.3.1 Measurements and Characterization 
The 24-40 GHz MMIC LNA was packaged in a WR28 waveguide housing. Waveguide 
to thin film microstrip transitions made on 0.10 mm (4 mil) alumina was used to couple 
the LNA to the waveguides [53]. Alumina was selected due to its good mechanical 
stability for very thin substrates. The loss of the transition was measured to 0.35 dB at 
300 K, and simulated to 0.1 dB at 10 K. A photograph of the mounted MMIC with 
waveguide probes can be seen in Fig. 5.12. 
The best low noise bias of the 24-40 GHz LNA at room temperature was Vd = 1.4 V 
and Id = 27 mA. As seen in Fig. 5.13, input and output return loss (S11 and S22) was better 
than 9 dB within the whole frequency band.  
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Fig. 5.10. Schematic of the 3-stage 24-40 GHz MMIC LNA. 
 
Fig. 5.11.  Extracted Tmin of a 4x25 µm InP HEMT at 15 K (red dashed) compared to the 
simulated noise temperature (blue solid) and gain (black dashed) of the 24-40 GHz. The first InP 
HEMT (used for extraction of Tmin) was biased at Vds = 0.7 V and Id = 4 mA and the second and 
third were biased at Vds = 0.7 V and Id = 2.5 mA. The total LNA bias was Vd = 1.2 V and 
Id = 9 mA. 
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Fig. 5.14 shows the measured noise temperature and gain (S21) at room temperature. 
The LNA had relatively flat gain between 26.5 dB and 29.5 dB in the whole 24-40 GHz 
band. The lowest noise was 110 K and the average noise was 125 K in the 24-40 GHz 
band. The gain, consistent with the S-parameter measurements, but higher than 
simulated, was in average 27.5 dB. The sharp decrease of gain and increase of noise at 
22 GHz are due to the cut-off frequency of the WR28 waveguide. Also the gain spikes at 
the upper frequency limit are attributed to the waveguide as more than one mode is 
supported at these frequencies. The estimated noise contribution from the waveguide 
probe loss was 30 K. 
When cooled down to 15 K, the optimum low noise bias of the LNA was Vd = 1.2 V 
and Id = 9 mA. As seen in Fig. 3.13, the lowest noise temperature at cryogenic condition 
was 10 K at 27 GHz and in average 13.2 K in the whole 24-40 GHz band. The gain was 
slightly increased compared to room temperature and was in average 28 dB in 24-40 GHz 
band. The simulated noise contribution from the waveguide probe was 0.5 K. 
A comparison of the two LNAs with previously published LNAs, working in similar 
frequency ranges, is presented in Table 5.1. It is observed that the two LNAs presented in 
 
Fig. 5.12.  A photograph of 3-stage 24-40 GHz MMIC LNA with waveguide to thin-film 
microstrip transitions mounted in housing. 
 
Fig. 5.13.  Measured (solid) and simulated (dashed) S11 (red) and S22 (black) of a 24-40 GHz 
LNA module at 300 K. Vd = 1.4 V and Id = 27 mA. 
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this work both showed state-of-the-art results in the combination of high bandwidth and 
low noise. Furthermore, both amplifiers exhibited among the highest gain/stage, which in 
combination with the high bandwidth makes the result very useful for wide band antenna 
systems in radio astronomy. 
5.4 Conclusions 
Two broadband cryogenic MMIC LNAs have been fabricated, mounted in modules and 
tested at 300 K and 10 K ambient temperature. The circuits are of large interest in several 
radio astronomy projects, such as SKA, requiring the lowest noise temperature available. 
The noise temperature of the 0.5-13 GHz LNA was 3 K at the lowest point and below 
7 K in the entire frequency band. The 24-40 GHz LNA exhibited a lowest noise 
temperature of 10 K and an average noise temperature of 13.2 K. These results confirm 
the potential of the ultra-low noise InP HEMT process described in Chapter 2 and 
Chapter 3.  
 
 
 
Fig. 5.14.  Measured (solid) and simulated (dashed) gain and noise temperature of a 24-40 GHz 
LNA module at 300 K. Vd = 1.4 V and Id = 27 mA. 
 
 
Fig. 5.15.  Measured (solid) and simulated (dashed) gain and noise temperature of a 24-40 GHz 
LNA module at 15 K. Vd = 1.2 V and Id = 9 mA. 
 
46   Chapter 5. InP HEMT MMIC Technology 
 
 
 
 
TABLE 5.1 
COMPARISON OF CRYOGENIC WIDE-BANDWIDTH LNAS 
Ref. Freq. (GHz) Bandwidth (%) Te,min (K) Te,avg (K) Gain/stage (dB) 
[54] 1-11 167 2.3 3.9 11.1 
[17] 4-12 100 2.7 3.5 13.3 
[16] 4-12 100 3.3 4.5 11.3 
[49] 4-12 100 - 5.3 10.5 
[55] 4-12 100 5.8 8.1 8.7 
This work 0.5-13 185 3.0 4.4 12.7 
[56] 26-40 42 8 12.5 9 
[57] 26-40 42 9.3 11.4 7.2 
[49] 25-34 31 - 15.2 8 
This work 24-40 50 10 13.2 9.3 
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Chapter 6.  
Conclusions 
In this thesis, ultra-low-noise InP HEMTs with 130 nm gate length have been designed 
and fabricated for cryogenic temperature operation. The epitaxial structure, gate recess, 
passivation and access resistances have been optimized, resulting in a new state-of-the-art 
minimum low noise temperature of 1 K at 6 GHz. 
A detailed DC, S-parameter and noise analysis has been performed. A small signal 
noise model was extracted and evaluated for different bias conditions and temperatures. 
The temperature dependence of VT, gm, Cgs and Cgd, in combination with MC simulations, 
suggested that the carrier distribution is more confined and closer to the top of the chan-
nel where the gate control is higher when cooled down to cryogenic temperatures. 
A study of low-frequency noise and gain fluctuations over a wide range of transistor 
types and over many orders of magnitude in frequency has been presented. The variations 
in low-frequency noise and gain fluctuations were found to be relatively small between 
InP and GaAs HEMTs with 35nm to 130 nm gate length. Both low-frequency noise and 
gain fluctuations at 1Hz, opposite to the microwave noise, increased by factors of three in 
most cases when cooling from 300 K to 22 K. 
In some devices, the gain fluctuations were dependent on the low-frequency noise. In 
others this was not true, and both more and less gain fluctuation than predicted was 
observed. A new equation for the degradation in radiometer sensitivity due to gain 
fluctuation has been presented. The results show that radiometer chop rates in the kHz 
range are needed for millimeter wave radiometers with 10 GHz bandwidth. 
To evaluate the emerging GaAs mHEMT technology as a substitute for InP HEMTs, 
ultra-low noise InP HEMTs and GaAs mHEMTs have been compared. The analysis 
showed superior DC, RF and noise improvement upon cooling the HEMTs grown on InP 
compared with GaAs substrate. This was proposed to be related to better electron 
confinement within the channel of the InP HEMTs compared to the GaAs mHEMTs 
fabricated with the metamorphic buffer technology in this work. 
To demonstrate the cryogenic noise performance in monolithic LNAs, two broadband 
cryogenic MMICs have been designed and fabricated based on the optimized InP HEMT 
technology developed in this thesis. The MMICs were mounted in modules and tested at 
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300 K and 10 K ambient temperature. The noise temperature of the 0.5-13 GHz LNA 
was 3 K at the lowest point and below 7 K in the entire frequency band. The 24-40 GHz 
LNA exhibited a lowest noise temperature of 10 K and an average noise temperature of 
13.2 K. These state of the art results for cryogenic LNAs confirm the potential of the 
ultra-low noise InP HEMT process. The circuits demonstrated in this thesis are of large 
interest in several radio astronomy projects such as SKA requesting the lowest noise 
temperature in the receivers. 
  
Chapter 7.  
Future Work 
To further develop the InP HEMT technology, and our understanding thereof, four 
specific research topics are suggested. 
The first is to push for ultra-low noise at higher frequencies beyond W-band at 
cryogenic operation. For frequencies higher than around 40 GHz, the 130 nm gate length 
is too large. Today’s InP HEMT processes utilizing gate lengths of 35 nm and below 
usually need very high Id for optimum operation. To scale the process described in this 
thesis toward 35 nm gates and beyond, with a maintained high quality of pinch-off, low 
current operation and focus on cryogenic operation, would probably lower today’s 
minimum noise temperature at high frequencies (>100 GHz) considerably. 
The second topic is the Pospieszalski parameter Td. To better understand this parameter, 
focused electrical and material science analysis needs to be performed to couple the Id 
and temperature dependence, observed in this thesis, to physical mechanisms in the 
intrinsic InP HEMT. 
The third topic is the thermal properties of the HEMT at cryogenic conditions. The 
typical operation of a cryogenic low noise InP HEMT is less than one percent of the 
maximum power. At room temperature, the self-heating is negligible. When approaching 
0 K, however, the specific heat of InP approaches zero exponentially [58]. Practically, 
this means that very little heating power is needed to heat up the channel. Such self-
heating could be the reason for not seeing any noise temperature improvement when 
cooling below 10 K ambient temperature. 
The final topic is to solve the so called “Low frequency problem”. When large multi-
finger InP HEMT transistors (≥4 fingers, ≥200 µm total gate width) are cooled down, 
their IV-characteristics is deteriorated, S21 gets a spike at low frequencies and S22 
makes an inductive loop. According to [59], the problem is both oscillation and trap 
related. By solving this problem, low frequency LNAs today requiring 2-finger devices, 
would improve a lot due to lower gate resistance, resulting in new state-of-the-art results 
up to 10 GHz. 
  
Acknowledgement 
I would like to express my gratitude to the people who made this work possible. 
My sincere thanks to my supervisor Prof. Jan Grahn for encouragement me and making 
this work possible. I thank my examiner Prof. Herbert Zirath for giving me the 
opportunity to work in this lab. 
Special thanks to Niklas Wadefalk for his inspiring attitude and for sharing so much 
knowledge in microwave measurements and low noise design. I thank Per-Åke Nilsson 
for his advice and guidance in the process lab. 
Many thanks to my colleagues in the InP HEMT project group, Göran Alestig, John 
Halonen, Bengt Nilsson, Piotr Starski and Qiaoran Yang for the very successful 
development of the InP HEMT and MMIC production. 
Thanks to my colleagues in the device research group, Giuseppe Moschetti, Helena 
Rodilla and Andreas Westlund for fruitful collaboration. 
I also want to thank Sander Weinreb, Ahmed Akgiray, Steve Smith, Hector Navarrete 
and Kangping Hu for the great hospitality and making the five months in Caltech a great 
and memorable time. 
My friends and colleagues Olle Axelsson, Christer Andersson, Klas Eriksson, David 
Gustafsson and Mustafa Özen; it’s always fun to go to work when you are around!  
Finally, I would like to thank my fiancée Stina for the invaluable support during this 
time. 
 
This research has been carried out in GigaHertz Centre in a joint project financed by 
Swedish Governmental Agency of Innovation Systems (VINNOVA), Chalmers 
University of Technology, and Low-Noise Factory, Omnisys Instruments and Wasa 
Millimeter Wave. 
  
Bibliography 
[1]  M. W. Pospieszalski, W. J. Lakatosh, R. Lai, K. L. Tan, D. C. Streit, P. H. Liu, R. 
M. Dia, and J. Velebir, "Millimeter-wave, cryogenically-coolable amplifiers using 
AlInAs/GaInAs/InP HEMTs," in Proc. IEEE MTT-S Int. Microw. Symp. Dig., 
New York, NY, 1993, pp. 515-518. 
[2]  N. Wadefalk, A. Mellberg, I. Angelov, M. E. Barsky, S. Bui, E. Choumas, R. W. 
Grundbacher, E. L. Kollberg, R. Lai, N. Rorsman, P. Starski, J. Stenarson, D. C. 
Streit, and H. Zirath, "Cryogenic wide-band ultra-low-noise if amplifiers 
operating at ultra-low DC power," IEEE Trans. Microwave Theory Tech., vol. 51, 
pp. 1705-1711, Jun. 2003. 
[3]  M. W. Pospieszalski, "Extremely low-noise amplification with cryogenic FETs 
and HFETs: 1970-2004," IEEE Microw. Mag., vol. 6, pp. 62-75, Sep. 2005. 
[4]  A. Leuther, A. Tessmann, I. Kallfass, R. Losch, M. Seelmann-Eggebert, N. 
Wadefalk, F. Schafer, J. D. G. Puyol, M. Schlechtweg, M. Mikulla, and O. 
Ambacher, "Metamorphic HEMT Technology for Low-noise Applications," 21st 
IEEE International Conference on Indium Phosphide & Related Materials, 
IPRM, pp. 188-191, 411, 2009. 
[5]  G. Moschetti, N. Wadefalk, P.-Å. Nilsson, Y. Roelens, A. Noudeviwa, L. 
Desplanque, X. Wallart, F. Danneville, G. Dambrine, S. Bollaert, and J. Grahn, 
"InAs/AlSb HEMTs for cryogenic LNAs at ultra-low power dissipation," Solid-
State Electronics, vol. 64, pp. 47-53, 2011. 
[6]  J. C. Bardin and S. Weinreb, "Experimental cryogenic modeling and noise of 
SiGe HBTs," in Proc. IEEE MTT-S Int. Microw. Symp. Dig., Piscataway, NJ, 
USA, 2008, pp. 459-62. 
[7]  Y. C. Chou, R. Grundbacher, D. Leung, R. Lai, Q. Kan, D. Eng, P. H. Liu, T. 
Block, and A. Oki, "Degradation mechanism and reliability improvement of 
InGaAs/InAlAs/InP HEMTs using new gate metal electrode technology," in 17th 
IEEE International Conference on Indium Phosphide & Related Materials, 
IPRM, May. 2005, pp. 223-226. 
54   Bibliography 
 
[8]  M. Arps, H. G. Each, W. Passenberg, A. Umbach, and W. Schlaak, "Influence of 
SiNx passivation on the surface potential of GaInAs and AlInAs in HEMT layer 
structures," in Eighth IEEE International Conference on Indium Phosphide & 
Related Materials, IPRM, 1996, pp. 308-311. 
[9]  R. Vandersinissen, D. Schreurs, and G. Borghs, "Influence of silicon nitride 
passivation on DC and RF behaviour of InP HEMTs," in 10th IEEE Int. Symp. 
Electron Devices for Microwave and Optoelectronic Applications, EDMO, 2002, 
pp. 172-176. 
[10]  M. Ritala and M. Leskela, "Atomic layer epitaxy-a valuable tool for 
nanotechnology?," in Nanoscience for Nanotechnology Conference, May 1998, 
UK, 1999, pp. 19-24. 
[11]  D. H. Kim, V. Kumar, G. Chen, A. M. Dabiran, A. M. Wowchak, A. Osinsky, 
and I. Adesida, "ALD AI2O3 passivated MBE-grown AIGaN/GaN HEMTs on 
6H-SiC," Electronics Letters, vol. 43, pp. 129-130, 2007. 
[12]  P. D. Ye, G. D. Wilk, B. Yang, S. N. G. Chu, K. K. Ng, and J. Bude, 
"Improvement of GaAs metal-semiconductor field-effect transistor drain-source 
breakdown voltage by oxide surface passivation grown by atomic layer 
deposition," Solid-State Electronics, vol. 49, pp. 790-4, 2005. 
[13]  T. Suemitsu, T. Enoki, N. Sano, M. Tomizawa, and Y. Ishii, "An analysis of the 
kink phenomena in InAlAs/InGaAs HEMT's using two-dimensional device 
simulation," IEEE Transactions on Electron Devices, vol. 45, pp. 2390-2399, 
1998. 
[14]  M. Milojevic, F. S. Aguirre-Tostado, C. L. Hinkle, H. C. Kim, E. M. Vogel, J. 
Kim, and R. M. Wallace, "Half-cycle atomic layer deposition reaction studies of 
Al2O3 on In0.2Ga0.8As (100) surfaces," Applied Physics Letters, vol. 93, p. 
202902 (3 pp.), 2008. 
[15]  I. Lopez-Fernandez, J. D. Gallego, C. Diez, A. Barcia, and J. Martin-Pintado, 
"Wide band, ultra low noise cryogenic InP IF amplifiers for the Herschel mission 
radiometers," in Proc. SPIE, 2003, pp. 489-500. 
[16]  I. Malo, J. Gallego, C. Diez, I. López-Fernández, and C. Briso, "Improved Multi-
octave 3 dB IF Hybrid for Radio Astronomy Cryogenic Receivers," in Proc. 20th 
Int. Symp. Space Terahertz Tech., Charlottesville, VA, April. 20-22, 2009. 
[17]  J. Pandian, L. Baker, G. Cortes, P. Goldsmith, A. Deshpande, R. Ganesan, J. 
Hagen, L. Locke, N. Wadefalk, and S. Weinreb, "Low-noise 6-8 GHz receiver," 
IEEE Microw. Mag., vol. 7, pp. 74-84, Dec. 2006. 
[18]  H. Hartnagel, R. Katilius, and A. Matulionis, Microwave noise in semiconductor 
devices. New York: Wiley, 2001. 
Bibliography  55 
 
[19]  H. Fukui, "Design of Microwave Gaas-Mesfets for Broad-Band Low-Noise 
Amplifiers," IEEE Transactions on Microwave Theory and Techniques, vol. 27, 
pp. 643-650, 1979. 
[20]  M. W. Pospieszalski, "Modeling of noise parameters of MESFETs and 
MODFETs and their frequency and temperature dependence," IEEE Trans. 
Microwave Theory Tech., vol. 37, pp. 1340-1350, 1989. 
[21]  G. I. Ng, A. Reynoso, J. E. Oh, D. Pavlidis, J. Graffeuil, P. K. Bhattacharya, M. 
Weiss, and K. Moore, "Low-frequency properties of lattice matched and strained 
InGaAs/InAlAs HEMTs," in Proceedings of IEEE/Cornell Conference on 
Advanced Concepts in High Speed Semiconductor Devices and Circuits, Aug 
1989, pp. 73-82. 
[22]  A. van der Ziel, "Unified presentation of 1/f noise in electron devices: 
fundamental 1/f noise sources," Proceedings of the IEEE, vol. 76, pp. 233-258, 
1988. 
[23]  E. J. Wollack and M. W. Pospieszalski, "Characteristics of broadband InP 
millimeter-wave amplifiers for radiometry," presented at the MTT-S IMS Digest, 
1998. 
[24]  N. C. Jarosik, "Measurements of the low-frequency-gain fluctuations of a 30-GHz 
high-electron-mobility-transistor cryogenic amplifier," IEEE Transactions on 
Microwave Theory and Techniques, vol. 44, pp. 193-197, 1996. 
[25]  E. J. Wollack, "High-electron-mobility-transistor gain stability and its design 
implications for wide band millimeter wave receivers " Rev. Sci. Instrum, vol. 66, 
1995. 
[26]  J. S. Ayubi-Moak, D. K. Ferry, S. M. Goodnick, R. Akis, and M. Saraniti, 
"Simulation of ultrasubmicrometer-gate In0.52Al0.48As/In0.75Ga0.25As/ 
In0.52Al0.48As/InP pseudomorphic HEMTs using a full-band Monte Carlo 
simulator," IEEE Transactions on Electron Devices, vol. 54, pp. 2327-2338, Sep 
2007. 
[27]  A. Endoh, I. Watanabe, K. Shinohara, Y. Awano, K. Hikosaka, T. Matsui, S. 
Hiyamizu, and T. Mimura, "Monte Carlo Simulations of Electron Transport in 
In0 52Al0 48As/In0 75Ga0 25As High Electron Mobility Transistors at 300 and 
16K," Japanese Journal of Applied Physics, vol. 49, Nov 2010. 
[28]  K. Kalna, S. Roy, A. Asenov, K. Elgaid, and I. Thayne, "Scaling of 
pseudomorphic high electron mobility transistors to decanano dimensions," Solid-
State Electronics, vol. 46, pp. 631-638, May 2002. 
[29]  J. Mateos, T. Gonzalez, D. Pardo, V. Hoel, H. Happy, and A. Cappy, "Improved 
Monte Carlo algorithm for the simulation of delta-doped AlInAs/GaInAs 
HEMT's," IEEE Transactions on Electron Devices, vol. 47, pp. 250-253, Jan 
2000. 
56   Bibliography 
 
[30]  N. J. Pilgrim, W. Batty, and R. W. Kelsall, "Electrothermal Monte Carlo 
Simulations of InGaAs/AlGaAs HEMTs," Journal of Computational Electronics, 
vol. 2, pp. 207-211, Dec 2003. 
[31]  J. Mateos, T. Gonzalez, D. Pardo, S. Bollaert, T. Parenty, and A. Cappy, "Design 
optimization of AlInAs-GaInAsHEMTs for high-frequency applications," IEEE 
Transactions on Electron Devices, vol. 51, pp. 521-528, Apr 2004. 
[32]  J. Mateos, T. Gonzalez, D. Pardo, V. Hoel, and A. Cappy, "Monte Carlo 
simulator for the design optimization of low-noise HEMTs," IEEE Transactions 
on Electron Devices, vol. 47, pp. 1950-1956, 2000. 
[33]  M. R. Murti, S. Yoo, A. Raghavan, S. Nuttinck, J. Laskar, J. Bautista, and R. Lai, 
"Temperature-dependent noise parameters and modeling of InP/InAlAs/InGaAs 
HEMTs," 2000 Ieee Mtt-S International Microwave Symposium Digest, Vols 1-3, 
pp. 1241-1244, 2000. 
[34]  A. Noudeviwa, Y. Roelens, F. Danneville, A. Olivier, N. Wichmann, N. 
Waldhoff, S. Lepilliet, G. Dambrine, L. Desplanque, X. Wallart, J. Bellaiche, D. 
Smith, H. Maher, and S. Bollaert, "Potentiality of commercial metamorphic 
HEMT at cryogenic temperature and low voltage operation," in 5th European 
Microwave Integrated Circuits Conference (EuMIC 2010), 27-28 Sept. 2010, 
Paris, France, 2010, pp. 286-9. 
[35]  J. Shell, "The Interplanetary Network Progress Report 42-169, The Cryogenic DC 
Behavior of Cryo3/AZ1 InP 0.1-by-80-Micrometer-Gate High Electron Mobility 
Transistor Devices," May 15, 2007. 
[36]  G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, "A new method for 
determining the FET small-signal equivalent circuit," IEEE Transactions on 
Microwave Theory and Techniques, vol. 36, pp. 1151-9, 1988. 
[37]  N. Rorsman, M. Garcia, C. Karlsson, and H. Zirath, "Accurate small-signal 
modeling of HFET's for millimeter-wave applications," IEEE Transactions on 
Microwave Theory and Techniques, vol. 44, pp. 432-7, 1996. 
[38]  D. Z. Gu, J. Randa, R. Billinger, and D. K. Walker, "Measurement and 
uncertainty analysis of a cryogenic low-noise amplifier with noise temperature 
below 2K," Radio Science, vol. 48, pp. 344-351, May 2013. 
[39]  A. H. Akgiray, S. Weinreb, R. Leblanc, M. Renvoise, P. Frijlink, R. Lai, and S. 
Sarkozy, "Noise Measurements of Discrete HEMT Transistors and Application to 
Wideband Very Low-Noise Amplifiers," IEEE Transactions on Microwave 
Theory and Techniques, vol. 61, pp. 3285-3297, 2013. 
[40]  G. Avenier, M. Diop, P. Chevalier, G. Troillard, N. Loubet, J. Bouvier, L. 
Depoyan, N. Derrier, M. Buczko, C. Leyris, S. Boret, S. Montusclat, A. Margain, 
S. Pruvost, S. T. Nicolson, K. H. K. Yau, N. Revil, D. Gloria, D. Dutartre, S. P. 
Bibliography  57 
 
Voinigescu, and A. Chantre, "0.13 um SiGe BiCMOS Technology Fully 
Dedicated to mm-Wave Applications," IEEE BCTM, pp. 89-92, 2008. 
[41]  R. Lai, M. Barsky, R. Grundbacher, L. Tran, T. Block, T. P. Chin, V. Medvedev, 
E. Sabin, H. Rogers, P. H. Liu, Y. C. Chen, R. Tsai, and D. Streit, "0.1 µm 
InGaAs/InAlAs/InP HEMT Production Process for High Performance and High 
Volume MMW Applications," in Int. Conf. Gallium-Arsenide Mfg, 1999, pp. 249-
252. 
[42]  R. Lai, X. B. Mei, W. R. Deal, W. Yoshida, Y. M. Kim, P. H. Liu, J. Lee, J. 
Uyeda, V. Radisic, M. Lange, T. Gaier, L. Samoska, and A. Fung, "Sub 50 nm 
InP HEMT Device with Fmax Greater than 1 THz," in IEEE International 
Electron Devices Meeting, IEDM, Dec. 2007, pp. 609-611. 
[43]  NXP, "BFU725F data sheet, 
  http://www.nxp.com/products/rf/transistors/#products." 
[44]  OMMIC, "OMMIC D007IH Process 
  http://www.ommic.fr/site/mpw-4." 
[45]  J. Schleeh, G. Alestig, J. Halonen, A. Malmros, B. Nilsson, P. A. Nilsson, J. P. 
Starski, N. Wadefalk, H. Zirath, and J. Grahn, "Ultralow-power Cryogenic InP 
HEMT With Minimum Noise Temperature of 1 K at 6 GHz," IEEE Electron 
Device Letters, vol. 33, pp. 664-6, 2012. 
[46]  Triquint, "TQP13-N data sheet 
  http://www.triquint.com/prodserv/foundry/docs/TQP13-N.pdf." 
[47]  A. Leuther, S. Koch, A. Tessmann, I. Kallfass, T. Merkle, H. Massler, R. Loesch, 
M. Schlechtweg, S. Saito, and O. Ambacher, "20 NM metamorphic HEMT with 
660 GHZ FT," in 23rd International Conference on Indium Phosphide and 
Related Materials (IPRM), Piscataway, NJ, USA, 2011. 
[48]  J. Schleeh, N. Wadefalk, P. A. Nilsson, J. P. Starski, and J. Grahn, "Cryogenic 
Broadband Ultra-Low-Noise MMIC LNAs for Radio Astronomy Applications," 
IEEE Transactions on Microwave Theory and Techniques, vol. 61, pp. 871-877, 
2013. 
[49]  B. Aja Abelan, M. Seelmann-Eggebert, D. Bruch, A. Leuther, H. Massler, B. 
Baldischweiler, M. Schlechtweg, J. D. Gallego-Puyol, I. Lopez-Fernandez, C. 
Diez-Gonzalez, I. Malo-Gomez, E. Villa, and E. Artal, "4-12 and 25-34 GHz 
Cryogenic mHEMT MMIC Low-Noise Amplifiers," IEEE Transactions on 
Microwave Theory and Techniques, pp. 1-9, 2012. 
[50]  SETI Institute. (2011, Dec.). The Allen Telescope Array. Available:  
  http://www.seti.org/ata 
[51]  ALMA. (2011, Dec.). Atacama Large Millimeter/submillimeter Array. Available:  
  http://www.almaobservatory.org/ 
58   Bibliography 
 
[52]  SKA. (2011, Dec.). The Square Kilometre Array, Exploring the Universe with the 
world's largest radio telescope. Available: http://www.skatelescope.org/ 
[53]  J. W. Kooi, G. Chattopadhyay, S. Withington, F. Rice, J. Zmuidzinas, C. Walker, 
and G. Yassin, "A full-height waveguide to thin-film microstrip transition with 
exceptional RF bandwidth and coupling efficiency," International Journal of 
Infrared and Millimeter Waves, vol. 24, pp. 261-84, 2003. 
[54]  J. Randa, E. Gerecht, D. Z. Gu, and R. L. Billinger, "Precision measurement 
method for cryogenic amplifier noise temperatures below 5 K," IEEE 
Transactions on Microwave Theory and Techniques, vol. 54, pp. 1180-1189, Mar 
2006. 
[55]  B. Aja, K. Schuster, F. Schafer, J. D. Gallego, S. Chartier, M. Seelmann-
Eggebert, I. Kallfass, A. Leuther, H. Massler, M. Schlechtweg, C. Diez, I. Lopez-
Fernandez, S. Lenz, and S. Turk, "Cryogenic Low-Noise mHEMT-Based MMIC 
Amplifiers for 4-12 GHz Band," IEEE Microwave and Wireless Components 
Letters, vol. 21, pp. 613-615, 2011. 
[56]  M. W. Pospieszalski, "Cryogenic Amplifiers for Jansky Very Large Array 
Receivers," in 19th International Conference on Microwaves, Radar and Wireless 
Communications (MIKON), May 2012. 
[57]  T. Yu-Lung, N. Wadefalk, M. A. Morgan, and S. Weinreb, "Full Ka-band High 
Performance InP MMIC LNA Module," in IEEE MTT-S International Microwave 
Symposium Digest, June 2006, pp. 81-84. 
[58]  C. Kittel, Introduction to Solid State Physics: John Wiley & Sons, Inc., 2005. 
[59]  Q. Yang, "Low Frequency Dispersion in InP HEMTs, Master's Thesis in 
Nanoscience and Nanotechnology," Chalmers University of Technology and Ku 
Leuven, 2013. 
 
 
